

Data sheet acquired from Harris Semiconductor SCHS038

CMOS 4-Stage Parallel In/Parallel Out Shift Register

with J-K Serial Inputs and True/Complement Outputs

High-Voltage Types (20-Volt Rating)

CD4035B is a four-stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low).

Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high.

In the parallel or serial mode information is transferred on positive clock transitions.

When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. The TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK-signal.

JK input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence-generation applications. With JK inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.

The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

Features:

- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Buffered inputs and outputs
- High speed 12 MHz (typ.) at V_{DD} = 10 V
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B" Series CMOS Devices"

Applications:

- Counters, Registers
 Arithmetic-unit registers
 Shift-left shift right registers
 Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- **■** Control circuits
- Code conversion

FIRST STAGE TRUTH TABLE

	t _n -	(INP	JTS}		t _n (OUTPUTS)			
CL	7	JK		Q _{n-1}	Qn			
	0	х	0	0	0			
	1	х	0	0	1			
	х	0	0	ı	0			
	-	0	0	Q _{n-1}	Qn-I TOGGLE			
	х	1	0	-	ı			
	х	×	0	Q _{n-1}	O _{n-i}			
х	х	х	1	×	0			

CD4035B Types




Fig. 1 — Typical output low (sink) current characteristics.





Fig. 2 — Minimum output low (sink)

current characteristics.

DRAIN-TO-SOURCE VOLTAGE (V_{DS})--V
-IS -IO -S
O
AMBRENT TEMPERATURE (T_A)--ISS*C|
| CATE-TO-SOURCE VOLTAGE (N_{SS})--IV |
| CATE-TO-SOU

Fig. 3 — Typical output high (source) current characteristics.






Fig. 4 - Logic diagram.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD}	LIMITS		UNITS
	(v)	MIN.	MAX.	"
Supply-Voltage Range (For T _A = Full Package-Temperature Range)		3	18	٧
Data Setup Time, t _S : J/K Lines ————————————————————————————————————	5 10 15	220 80 60	- -	ns
Parallel-In Lines	5 10 15	140 50 40		ns
Clock Pulse Width, t _W	5 10 15	200 90 60	-	ns
Clock Input Frequency, fCL	5 10 15	dc	2 6 8	MHz
Clock Rise or Fall Time, t _r CL, t _f CL:	5 10 15	- - -	15 15 15	μs
Reset Pulse Width, t _W	5 10 15	250 110 80	-	ns




Fig. 5 — Minimum output high (source) current characteristics.




Fig. 6 — Typical transition time as a function of load capacitance.




Fig. 7 - Typical propagation delay times as a function of load capacitance (Q output).




Fig. 8 — Typical maximum clock input frequency as a function of supply voltage.

CD4035B Types

CHARAC- TERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							4 - Z C		
	v _o	VIN	v _{DD}			<u>```</u>		+25			S		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.			
Quiescent		0,5	5	5	5	150	150	_	0.04	5			
Device		0,10	10	10	10	300	300	_	0.04	10	μ,		
Current, IDD Max.		0,15	15	20	20	600	600	_	0.04	20]		
DD Max.		0,20	20	100	100	3000	3000	-	0.08	100			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-			
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1		
OL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	m		
(Source)	2.5	0,5	5	-2	1.8°	-1.3	-1.15	-1.6	- 3.2	_			
Current,	9.5	0,10	10	1.6	1.5	-1.1	-0.9	-1.3	-2.6	-			
OH Min.	13.5	0,15	15	-4.2	4	-2.8	- 2.4	-3.4	-6.8				
Output Voltage:	-	0,5	5	0.05 - 0.0						0.05	T		
Low Level,	7.	0,10	10	0.05 – . 0]		
VOL Max.		0,15	15	0.05 - 0 0						0.05] _/		
Output		0,5	5	4.95 4.95 5									
Voltage:		0,10	10	9.95 9.95 10									
High-Level, VOH Min.		0,15	15	-	14	14.95	15	-	1				
	0.5,4.5		5	1.5						1.5	1		
Input Low Voltage	1,9		10	3									
	1.5,13.5		15				_	4	١,				
Input High	0.5,4.5		5	3.5 3.5						-	1		
Voltage, V _{IH} Min.	1,9	-	10			7		7	_	-	1		
	1.5,13.5		15			11		11			1		
Input Current		0,18	18						±0.1	μ			




Fig. 9 — Typical dynamic power dissipation as a function of clock input frequency.




Fig. 10 - Dynamic power dissipation test circuit.




Fig. 11 - Quiescent-device current test circuit.




Fig. 12 - Input-voltage test circuit.




Fig. 13 - Input-current test circuit.





Fig. 14 — Shift left/shift right register.

CD4035B Types



Using Couleur's Technique (BIDEC)^A, a binary number (most significant bit, MSB) first is shifted and processed, such that the BCD equivalent is obtained when the last binary bit is clocked into the register. The CD4035B, with the correct conversion logic, can also be used as a BCD-to-binary converter.

Fig. 15 - BIDEC logic.




Fig. 16(a) — Double sequence generator.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$, Input t_r , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

CHARACTERIOTEC	TEST CONDITIONS					
CHARACTERISTICS		V _{DD} (V)	Min.	Тур.	Max.	UNITS
CLOCKED OPERATION						
Propagation Delay Time:		5	_	250	500	
tPHL, tPLH		10	_	100	200	ns
1112 1211		15	_	75	150	[
The state of the s		5		100	200	
Transition Time: tTHL, tTLH		10	-	50	100	ns
- INCOME		15	_	40	80	
		5	_	100	200	
Minimum Clock Pulse Width, t _W		10		45	90	ns
		15	-	30	60	
Clock Rise or Fall Time, t _r CL, t _f CL*		5,10, 15	_	_	15	μs
		5	_	110	220	
Minimum Setup Time: J/K Lines		10	_	40	80	ns
J/N Lines		15	_	30	60	
		5	_	70	140	
Parallel-In-Lines		10	_	25	50	กร
		15	_ *	20	40	
		- 5	2	4		
Maximum Clock Frequency, fCL		10	6	12	_ ***	MHz
		15	8	16		
Input Capacitance, CIN	Any	Input	-	5	7.5	рF
RESET OPERATION					1 to \$	
Propagation Daloy Time		5	_	230	460	
Propagation Delay Time: tpHL, tpLH		10	_	100	200	ns
THE FEIT		15	_	80	160	
		5	_	125	250	
Minimum Reset Pulse Width, tw		10		55	110	ns
		15	_	40	40	

^{*}If more than one unit is cascaded t.CL should be made less than or equal to the sum of the transition time and the fixed propagation delay of the output of the driving stage for the estimated capacitive load.

1 1 1 1					• .							
Contr	ol #	E =	0		. ***	1		1		1.5		
	10.	01		03	04		01	02	03	04		
		Ä	8	C	D		A	В	C	D		
	o	0	0	0	0	15	1	- 11	. 11	1		
	1	1	0	0	0	14	ò	1	1.5	1		
	2	0	1	0	0	13	1	0	1	1		
	5	1	0	1	0	10	0	1	0	1 .		
	10	0	1	0	1 .	5	1	0	1	0		
	4	0	0	1	0	11	1	1	0	1		
	9	1	0	0	1	6	0	1	1	0		
	3	1	1	0	0	12	0	0	1	1		
	6	0	1	1	0	9	1	0	0	1		
	13	1	0	1	1	2	0	1	0	0		
	11	1	1	0	1	4	٥	0	1	0		
	7	1	1	1	0	8	0	0	0	1		
	14	0	1	1	1	1	1	0	0	0		
	12	0	0	1	1	3	1	1	0	0		
	8	0	0	0	1	1 7	1	1	1	Ó		

Using a control line (E) two different state sequences can be generated. For example, suppose the following two sequences are desired on command (control line E)

Fig. 16(b) - State sequences.

[≜] The basic rule is: If a 4 or less is in a decade, shift with the next clock pulse; if a 5 or greater is in a decade, add 3 and then shift at the next clock pulse. For more information refer to "IRE TRANSACTIONS ON ELECTRONIC COMPUTERS", Dec. 1958, Pages 313—316.

CD4035B Types





Fig. 17 - Binary-to-BCD converter.



Dimensions and pad layout for CD4035BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated