

Hitachi Single-Chip Microcomputer

H8S/2138 Series

H8S/2134 Series

Hardware Manual  
Supplementary Edition

**HITACHI**

ADE-602-144

Rev. 1.0

8/1/98

© Hitachi, Ltd. 1998



## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# Contents

|            |   |     |
|------------|---|-----|
| Section 24 | Electrical Characteristics.....           | 599 |
| 24.1       | Absolute Maximum Ratings.....             | 599 |
| 24.2       | DC Characteristics.....                   | 600 |
| 24.3       | AC Characteristics.....                   | 611 |
| 24.3.1     | Clock Timing.....                         | 612 |
| 24.3.2     | Control Signal Timing.....                | 614 |
| 24.3.3     | Bus Timing.....                           | 616 |
| 24.3.4     | Timing of On-Chip Supporting Modules..... | 623 |
| 24.4       | A/D Conversion Characteristics.....       | 633 |
| 24.5       | D/A Conversion Characteristics.....       | 635 |
| 24.6       | Flash Memory Characteristics.....         | 636 |
| 24.7       | Usage Note.....                           | 638 |
| Appendix F | Product Code Lineup.....                  | 808 |

# Section 24 Electrical Characteristics

## 24.1 Absolute Maximum Ratings

Table 24.1 lists the absolute maximum ratings.

**Table 24.1 Absolute Maximum Ratings**

– Preliminary –

| Item  | Symbol    | Value   | Unit |
|---|-----------|---|------|
| Power supply voltage                              | $V_{CC}$  | –0.3 to +7.0  | V    |
| Input voltage (except ports 6 and 7)              | $V_{in}$  | –0.3 to $V_{CC} + 0.3$                                      | V    |
| Input voltage (CIN input not selected for port 6) | $V_{in}$  | –0.3 to $V_{CC} + 0.3$                                      | V    |
| Input voltage (CIN input selected for port 6)     | $V_{in}$  | Lower voltage of –0.3 to $V_{CC} + 0.3$ and $AV_{CC} + 0.3$ | V    |
| Input voltage (port 7)                            | $V_{in}$  | –0.3 to $AV_{CC} + 0.3$                                     | V    |
| Analog power supply voltage                       | $AV_{CC}$ | –0.3 to +7.0  | V    |
| Analog input voltage                              | $V_{AN}$  | –0.3 to $AV_{CC} + 0.3$                                     | V    |
| Operating temperature                             | $T_{opr}$ | Regular specifications: –20 to +75*                         | °C   |
|   |           | Wide-range specifications: –40 to +85*                      | °C   |
| Storage temperature                               | $T_{stg}$ | –55 to +125   | °C   |

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

\* A range of 0 to +75°C must be observed for flash memory programming/erasing in the F-ZTAT version.

## 24.2 DC Characteristics

Table 24.2 lists the DC characteristics. Table 24.3 lists the permissible output currents.

**Table 24.2 DC Characteristics**

– Preliminary –

Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^\circ\text{C}$  (regular specifications),  $T_a = -40 \text{ to } +85^\circ\text{C}$  (wide-range specifications)

| Item                          |  | Symbol          | Min                    | Typ | Max                 | Unit | Test Conditions             |
|-------------------------------|--|-----------------|------------------------|-----|---------------------|------|-----------------------------|
| Schmitt trigger input voltage | P67 to P60 <sup>*2, *6</sup> , (1)<br>IRQ2 to IRQ0 <sup>*3</sup> ,<br>IRQ5 to IRQ3 | $V_T^-$         | 1.0                    | —   | —                   | V    |                             |
|                               |  | $V_T^+$         | —                      | —   | $V_{CC} \times 0.7$ | V    |                             |
|                               |  | $V_T^+ - V_T^-$ | 0.4                    | —   | —                   | V    |                             |
| Input high voltage            | $\overline{RES}$ , $\overline{STBY}$ ,<br>NMI, MD1, MD0                            | $V_{IH}$        | $V_{CC} - 0.7$         | —   | $V_{CC} + 0.3$      | V    |                             |
|                               | EXTAL  |                 | $V_{CC} \times 0.7$    | —   | $V_{CC} + 0.3$      | V    |                             |
|                               | Port 7   |                 | 2.0                    | —   | $AV_{CC} + 0.3$     | V    |                             |
|                               | Input pins except (1) and (2) above <sup>*6</sup>                                  |                 | 2.0                    | —   | $V_{CC} + 0.3$      | V    |                             |
| Input low voltage             | $\overline{RES}$ , $\overline{STBY}$ ,<br>MD1, MD0                                 | $V_{IL}$        | -0.3                   | —   | 0.5                 | V    |                             |
|                               | NMI, EXTAL,<br>input pins except (1) and (3) above                                 |                 | -0.3                   | —   | 0.8                 | V    |                             |
| Output high voltage           | All output pins (except P97, and P52) <sup>*5</sup>                                | $V_{OH}$        | $V_{CC} - 0.5$         | —   | —                   | V    | $I_{OH} = -200 \mu\text{A}$ |
|                               |  |                 | 3.5                    | —   | —                   | V    | $I_{OH} = -1 \text{ mA}$    |
|                               |  |                 | P97, P52 <sup>*4</sup> | 2.5 | —                   | —    | V                           |
| Output low voltage            | All output pins <sup>*5</sup><br>Ports 1 to 3                                      | $V_{OL}$        | —                      | —   | 0.4                 | V    | $I_{OL} = 1.6 \text{ mA}$   |
|                               |  |                 | —                      | —   | 1.0                 | V    | $I_{OL} = 10 \text{ mA}$    |

**Table 24.2 DC Characteristics (cont)**

– Preliminary –

 Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$ ,  $T_a = -20 \text{ to } +75^\circ\text{C}$   
 (regular specifications),  $T_a = -40 \text{ to } +85^\circ\text{C}$  (wide-range specifications)

| Item                                    | Symbol                      | Min          | Typ  | Max  | Unit          | Test Conditions  |   |
|---|-----------------------------|--------------|------|------|---------------|--|---|
| Input leakage current                   | $\overline{RES}$            | $ I_{in} $   | —    | —    | 10.0          | $\mu\text{A}$<br>$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$                       |   |
|   | STBY, NMI, MD1, MD0         | —            | —    | 1.0  | $\mu\text{A}$ |  |   |
|   | Port 7                      | —            | —    | 1.0  | $\mu\text{A}$ | $V_{in} = 0.5 \text{ to } AV_{CC} - 0.5 \text{ V}$                                       |   |
| Three-state leakage current (off state) | Ports 1 to 6<br>Ports 8, 9  | $ I_{TSL} $  | —    | —    | 1.0           | $\mu\text{A}$<br>$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$                       |   |
| Input pull-up MOS current               | Ports 1 to 3                | $-I_P$       | 50   | —    | 300           | $\mu\text{A}$<br>$V_{in} = 0 \text{ V}$  |   |
|   | Port 6                      | —            | 60   | —    | 500           | $\mu\text{A}$  |   |
| Input capacitance                       | $\overline{RES}$            | (4) $C_{in}$ | —    | —    | 80            | $\text{pF}$<br>$V_{in} = 0 \text{ V}$<br>$f = 1 \text{ MHz}$<br>$T_a = 25^\circ\text{C}$ |   |
|   | NMI                         | —            | —    | 50   | $\text{pF}$   |  |   |
|   | P52, P97, P42, P86          | —            | —    | 20   | $\text{pF}$   |  |   |
|   | Input pins except (4) above | —            | —    | 15   | $\text{pF}$   |  |   |
| Current dissipation*7                   | Normal operation            | $I_{CC}$     | —    | 75   | 100           | $\text{mA}$  | $f = 20 \text{ MHz}$ ,<br>H8S/2134 Series |
|   |                             |              | —    | 85   | 120           | $\text{mA}$  | $f = 20 \text{ MHz}$ ,<br>H8S/2138 Series |
|   | Sleep mode                  | —            | 60   | 85   | $\text{mA}$   | $f = 20 \text{ MHz}$ ,<br>H8S/2134 Series  |   |
|   |                             |              | 70   | 100  | $\text{mA}$   | $f = 20 \text{ MHz}$ ,<br>H8S/2138 Series  |   |
|   | Standby mode*8              | —            | 0.01 | 5.0  | $\mu\text{A}$ | $T_a \leq 50^\circ\text{C}$  |   |
|   |                             |              | —    | —    | 20.0          | $\mu\text{A}$  | $50^\circ\text{C} < T_a$                  |
| Analog power supply current             | During A/D, D/A conversion  | $AI_{CC}$    | —    | 3.2  | 7.0           | $\text{mA}$  |   |
|   | Idle                        | —            | —    | 0.01 | 5.0           | $\mu\text{A}$<br>$AV_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$                             |   |

Conditions:  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $AV_{CC}^{*1} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}$   
 (regular specifications),  $T_a = -40\text{ to }+85^\circ\text{C}$  (wide-range specifications)

| Item                                      | Symbol    | Min | Typ | Max | Unit | Test Conditions |
|---|-----------|-----|-----|-----|------|-----------------|
| Analog power supply voltage* <sup>1</sup> | $AV_{CC}$ | 4.5 | —   | 5.5 | V    | Operating       |
|   |           | 2.0 | —   | 5.5 | V    | Idle/not used   |
| RAM standby voltage                       | $V_{RAM}$ | 2.0 | —   | —   | V    |                 |

- Notes:
- Do not leave the  $AV_{CC}$ , and  $AV_{SS}$  pins open even if the A/D converter and D/A converter are not used.  
 Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{CC}$  by connection to the power supply ( $V_{CC}$ ), or some other method.
  - P67 to P60 include supporting module inputs multiplexed on those pins.
  - $\overline{IRQ2}$  includes the  $\overline{ADTRG}$  signal multiplexed on that pin.
  - P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.  
 An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).  
 P52/SCK0 and P97 (ICE = 0) high levels are driven by NMOS.
  - When ICE = 0. Low-level output when the bus drive function is selected is determined separately.
  - The upper limit of the port 6 applied voltage is  $V_{CC} + 0.3\text{ V}$  when CIN input is not selected, and the lower of  $V_{CC} + 0.3\text{ V}$  and  $AV_{CC} + 0.3\text{ V}$  when CIN input is selected.  
 When a pin is in output mode, the output voltage is equivalent to the applied voltage.
  - Current dissipation values are for  $V_{IH\text{ min}} = V_{CC} - 0.5\text{ V}$  and  $V_{IL\text{ max}} = 0.5\text{ V}$  with all output pins unloaded and the on-chip pull-up MOSs in the off state.
  - The values are for  $V_{RAM} \leq V_{CC} < 4.5\text{V}$ ,  $V_{IH\text{ min}} = V_{CC} \times 0.9$ , and  $V_{IL\text{ max}} = 0.3\text{ V}$ .

**Table 24.2 DC Characteristics (cont)**
**– Preliminary –**

Conditions:  $V_{CC} = 4.0\text{ V to }5.5\text{ V}^{*7}$ ,  $AV_{CC}^{*1} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}^{*7}$  (regular specifications),  $T_a = -40\text{ to }+85^\circ\text{C}^{*7}$  (wide-range specifications)

| Item                          | Symbol   | Min             | Typ                 | Max | Unit                | Test Conditions |   |
|-------------------------------|--|-----------------|---------------------|-----|---------------------|-----------------|---|
| Schmitt trigger input voltage | P67 to P60 <sup>*2, *6</sup> , (1) IRQ2 to IRQ0 <sup>*3</sup> , IRQ5 to IRQ3 | $V_T^-$         | 1.0                 | —   | —                   | V               | $V_{CC} = 4.5\text{ V to }5.5\text{ V}$                               |
|                               |  | $V_T^+$         | —                   | —   | $V_{CC} \times 0.7$ | V               |   |
|                               |  | $V_T^+ - V_T^-$ | 0.4                 | —   | —                   | V               |   |
|                               |  | $V_T^-$         | 0.8                 | —   | —                   | V               | $V_{CC} < 4.5\text{ V}$   |
|                               |  | $V_T^+$         | —                   | —   | $V_{CC} \times 0.7$ | V               |   |
|                               |  | $V_T^+ - V_T^-$ | 0.3                 | —   | —                   | V               |   |
| Input high voltage            | RES, STBY, NMI, MD1, MD0 (2)   | $V_{IH}$        | $V_{CC} - 0.7$      | —   | $V_{CC} + 0.3$      | V               |   |
|                               | EXTAL  |                 | $V_{CC} \times 0.7$ | —   | $V_{CC} + 0.3$      | V               |   |
|                               | Port 7   |                 | 2.0                 | —   | $AV_{CC} + 0.3$     | V               |   |
|                               | Input pins except (1) and (2) above <sup>*6</sup>                            |                 | 2.0                 | —   | $V_{CC} + 0.3$      | V               |   |
| Input low voltage             | RES, STBY, MD1, MD0 (3)  | $V_{IL}$        | -0.3                | —   | 0.5                 | V               |   |
|                               | NMI, EXTAL, input pins except (1) and (3) above                              |                 | -0.3                | —   | 0.8                 | V               |   |
| Output high voltage           | All output pins (except P97, and P52) <sup>*5</sup>                          | $V_{OH}$        | $V_{CC} - 0.5$      | —   | —                   | V               | $I_{OH} = -200\ \mu\text{A}$  |
|                               |  |                 | 3.5                 | —   | —                   | V               | $I_{OH} = -1\ \text{mA}$ ,<br>$V_{CC} = 4.5\text{ V to }5.5\text{ V}$ |
|                               |  |                 | 3.0                 | —   | —                   | V               | $I_{OH} = -1\ \text{mA}$ ,<br>$V_{CC} < 4.5\text{ V}$                 |
|                               | P97, P52 <sup>*4</sup>   |                 | 2.0                 | —   | —                   | V               | $I_{OH} = -1\ \text{mA}$  |
| Output low voltage            | All output pins <sup>*5</sup>  | $V_{OL}$        | —                   | —   | 0.4                 | V               | $I_{OL} = 1.6\ \text{mA}$   |
|                               | Ports 1 to 3   |                 | —                   | —   | 1.0                 | V               | $I_{OL} = 10\ \text{mA}$  |



**Table 24.2 DC Characteristics (cont)**
**– Preliminary –**

Conditions:  $V_{CC} = 4.0\text{ V to }5.5\text{ V}^{*7}$ ,  $AV_{CC}^{*1} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}^{*7}$  (regular specifications),  $T_a = -40\text{ to }+85^\circ\text{C}^{*7}$  (wide-range specifications)

| Item                                    | Symbol                      | Min          | Typ | Max  | Unit | Test Conditions |   |
|---|-----------------------------|--------------|-----|------|------|-----------------|---|
| Input leakage current                   | $\overline{\text{RES}}$     | $ I_{in} $   | —   | —    | 10.0 | $\mu\text{A}$   | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$                              |
|   | STBY, NMI, MD1, MD0         |              | —   | —    | 1.0  | $\mu\text{A}$   |   |
|   | Port 7                      |              | —   | —    | 1.0  | $\mu\text{A}$   | $V_{in} = 0.5\text{ to }AV_{CC} - 0.5\text{ V}$                             |
| Three-state leakage current (off state) | Ports 1 to 6<br>Ports 8, 9  | $ I_{TSL} $  | —   | —    | 1.0  | $\mu\text{A}$   | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$                              |
| Input pull-up current                   | Ports 1 to 3                | $-I_p$       | 50  | —    | 300  | $\mu\text{A}$   | $V_{in} = 0\text{ V}$ ,<br>$V_{CC} = 4.5\text{ V to }5.5\text{ V}$          |
|   | Port 6                      |              | 60  | —    | 500  | $\mu\text{A}$   |   |
|   | Ports 1 to 3                |              | 30  | —    | 200  | $\mu\text{A}$   | $V_{in} = 0\text{ V}$ ,<br>$V_{CC} < 4.5\text{ V}$                          |
|   | Port 6                      |              | 40  | —    | 400  | $\mu\text{A}$   |   |
| Input capacitance                       | $\overline{\text{RES}}$     | (4) $C_{in}$ | —   | —    | 80   | pF              | $V_{in} = 0\text{ V}$ ,<br>$f = 1\text{ MHz}$ ,<br>$T_a = 25^\circ\text{C}$ |
|   | NMI                         |              | —   | —    | 50   | pF              |   |
|   | P52, P97,<br>P42, P86       |              | —   | —    | 20   | pF              |   |
|   | Input pins except (4) above |              | —   | —    | 15   | pF              |   |
| Current dissipation <sup>*8</sup>       | Normal operation            | $I_{CC}$     | —   | 65   | 85   | mA              | $f = 16\text{ MHz}$ ,<br>H8S/2134 Series                                    |
|   |                             |              | —   | 70   | 100  | mA              | $f = 16\text{ MHz}$ ,<br>H8S/2138 Series                                    |
|   | Sleep mode                  |              | —   | 50   | 70   | mA              | $f = 16\text{ MHz}$ ,<br>H8S/2134 Series                                    |
|   |                             |              | —   | 60   | 85   | mA              | $f = 16\text{ MHz}$ ,<br>H8S/2138 Series                                    |
|   |                             |              | —   | 0.01 | 5.0  | $\mu\text{A}$   | $T_a \leq 50^\circ\text{C}$   |
|   |                             |              | —   | —    | 20.0 | $\mu\text{A}$   | $50^\circ\text{C} < T_a$  |

Conditions:  $V_{CC} = 4.0\text{ V to }5.5\text{ V}^{*7}$ ,  $AV_{CC}^{*1} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}^{*7}$  (regular specifications),  $T_a = -40\text{ to }+85^\circ\text{C}^{*7}$  (wide-range specifications)

| Item                                      |                            | Symbol    | Min | Typ  | Max | Unit          | Test Conditions                          |
|---|----------------------------|-----------|-----|------|-----|---------------|--|
| Analog power supply current               | During A/D, D/A conversion | $AI_{CC}$ | —   | 3.2  | 7.0 | mA            |  |
|   | Idle                       |           | —   | 0.01 | 5.0 | $\mu\text{A}$ | $AV_{CC} = 2.0\text{ V to }5.5\text{ V}$ |
| Analog power supply voltage <sup>*1</sup> |                            | $AV_{CC}$ | 4.0 | —    | 5.5 | V             | Operating                                |
|   |                            |           | 2.0 | —    | 5.5 | V             | Idle/not used                            |
| RAM standby voltage                       |                            | $V_{RAM}$ | 2.0 | —    | —   | V             |  |

- Notes: 1. Do not leave the AVCC, and AVSS pins open even if the A/D converter and D/A converter are not used.  
 Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 5.5 V to AVCC by connection to the power supply ( $V_{CC}$ ), or some other method.
2. P67 to P60 include supporting module inputs multiplexed on those pins.
3.  $\overline{IRQ2}$  includes the  $\overline{ADTRG}$  signal multiplexed on that pin.
4. P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.  
 An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).  
 P52/SCK0 and P97 (ICE = 0) high levels are driven by NMOS.
5. When ICE = 0. Low-level output when the bus drive function is selected is determined separately.
6. The upper limit of the port 6 applied voltage is  $V_{CC} + 0.3\text{ V}$  when CIN input is not selected, and the lower of  $V_{CC} + 0.3\text{ V}$  and  $AV_{CC} + 0.3\text{ V}$  when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
7. Ranges of  $V_{CC} = 4.5\text{ to }5.5\text{ V}$  and  $T_a = 0\text{ to }+75^\circ\text{C}$  must be observed for flash memory programming/erasing.
8. Current dissipation values are for  $V_{IH}\text{ min} = V_{CC} - 0.5\text{ V}$  and  $V_{IL}\text{ max} = 0.5\text{ V}$  with all output pins unloaded and the on-chip pull-up MOSs in the off state.
9. The values are for  $V_{RAM} \leq V_{CC} < 4.5\text{ V}$ ,  $V_{IH}\text{ min} = V_{CC} \times 0.9$ , and  $V_{IL}\text{ max} = 0.3\text{ V}$ .

**Table 24.2 DC Characteristics (cont)**
**– Preliminary –**

Conditions\*7:  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $AV_{CC}^{*1} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  
 $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications)

| Item                          |  | Symbol          | Min                  | Typ | Max                 | Unit | Test Conditions   |
|-------------------------------|--|-----------------|----------------------|-----|---------------------|------|---|
| Schmitt trigger input voltage | P67 to P60*2, *6, (1)<br>IRQ2 to IRQ0*3,<br>IRQ5 to IRQ3 | $V_T^-$         | $V_{CC} \times 0.2$  | —   | —                   | V    |   |
|                               |  | $V_T^+$         | —                    | —   | $V_{CC} \times 0.7$ | V    |   |
|                               |  | $V_T^+ - V_T^-$ | $V_{CC} \times 0.05$ | —   | —                   | V    |   |
| Input high voltage            | $\overline{RES}$ , $\overline{STBY}$ ,<br>NMI, MD1, MD0  | (2) $V_{IH}$    | $V_{CC} \times 0.9$  | —   | $V_{CC} + 0.3$      | V    |   |
|                               | EXTAL  |                 | $V_{CC} \times 0.7$  | —   | $V_{CC} + 0.3$      | V    |   |
|                               | Port 7   |                 | $V_{CC} \times 0.7$  | —   | $AV_{CC} + 0.3$     | V    |   |
|                               | Input pins except (1) and (2) above*6                    |                 | $V_{CC} \times 0.7$  | —   | $V_{CC} + 0.3$      | V    |   |
| Input low voltage             | $\overline{RES}$ , $\overline{STBY}$ ,<br>FWE, MD1, MD0  | (3) $V_{IL}$    | -0.3                 | —   | $V_{CC} \times 0.1$ | V    |   |
|                               | NMI, EXTAL,<br>input pins except (1) and (3) above       |                 | -0.3                 | —   | $V_{CC} \times 0.2$ | V    | $V_{CC} < 4.0\text{ V}$   |
| Output high voltage           | All output pins (except P97, and P52)*5                  | $V_{OH}$        | $V_{CC} - 0.5$       | —   | —                   | V    | $I_{OH} = -200\ \mu\text{A}$  |
|                               |  |                 | $V_{CC} - 1.0$       | —   | —                   | V    | $I_{OH} = -1\text{ mA}$<br>( $V_{CC} < 4.0\text{ V}$ )  |
|                               | P97, P52*4   |                 | 1.0                  | —   | —                   | V    | $I_{OH} = -1\text{ mA}$   |
| Output low voltage            | All output pins*5  | $V_{OL}$        | —                    | —   | 0.4                 | V    | $I_{OL} = 0.8\text{ mA}$  |
|                               | Ports 1 to 3   |                 | —                    | —   | 1.0                 | V    | $I_{OL} = 5\text{ mA}$<br>( $V_{CC} < 4.0\text{ V}$ ),<br>$I_{OL} = 10\text{ mA}$<br>( $4.0\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ ) |

**Table 24.2 DC Characteristics (cont)**

– Preliminary –

 Conditions\*7:  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $AV_{CC}^{*1} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  
 $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications)

| Item                                    |                             | Symbol       | Min | Typ  | Max  | Unit          | Test Conditions   |
|---|-----------------------------|--------------|-----|------|------|---------------|---|
| Input leakage current                   | $\overline{RES}$            | $ I_{in} $   | —   | —    | 10.0 | $\mu\text{A}$ | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$                              |
|   | STBY, NMI, MD1, MD0         |              | —   | —    | 1.0  | $\mu\text{A}$ |   |
|   | Port 7                      |              | —   | —    | 1.0  | $\mu\text{A}$ |   |
| Three-state leakage current (off state) | Ports 1 to 6<br>Ports 8, 9  | $ I_{TSL} $  | —   | —    | 1.0  | $\mu\text{A}$ | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$                              |
| Input pull-up MOS current               | Ports 1 to 3                | $-I_p$       | 10  | —    | 150  | $\mu\text{A}$ | $V_{in} = 0\text{ V}$ ,<br>$V_{CC} = 2.7\text{ V to }3.6\text{ V}$          |
|   | Port 6                      |              | 30  | —    | 250  | $\mu\text{A}$ |   |
| Input capacitance                       | $\overline{RES}$            | (4) $C_{in}$ | —   | —    | 80   | $\text{pF}$   | $V_{in} = 0\text{ V}$ ,<br>$f = 1\text{ MHz}$ ,<br>$T_a = 25^\circ\text{C}$ |
|   | NMI                         |              | —   | —    | 50   | $\text{pF}$   |   |
|   | P52, P97, P42, P86          |              | —   | —    | 20   | $\text{pF}$   |   |
|   | Input pins except (4) above |              | —   | —    | 15   | $\text{pF}$   |   |
| Current dissipation*8                   | Normal operation            | $I_{CC}$     | —   | 45   | 60   | $\text{mA}$   | $f = 10\text{ MHz}$ ,<br>H8S/2134 Series                                    |
|   |                             |              | —   | 50   | 70   | $\text{mA}$   | $f = 10\text{ MHz}$ ,<br>H8S/2138 Series                                    |
|   | Sleep mode                  |              | —   | 35   | 50   | $\text{mA}$   | $f = 10\text{ MHz}$ ,<br>H8S/2134 Series                                    |
|   |                             |              | —   | 40   | 60   | $\text{mA}$   | $f = 10\text{ MHz}$ ,<br>H8S/2138 Series                                    |
|   | Standby mode*9              |              | —   | 0.01 | 5.0  | $\mu\text{A}$ | $T_a \leq 50^\circ\text{C}$   |
|   |                             |              | —   | —    | 20.0 | $\mu\text{A}$ | $50^\circ\text{C} < T_a$  |
| Analog power supply current             | During A/D, D/A conversion  | $AI_{CC}$    | —   | 3.2  | 7.0  | $\text{mA}$   |   |
|   | Idle                        |              | —   | 0.01 | 5.0  | $\mu\text{A}$ | $AV_{CC} = 2.0\text{ V to }5.5\text{ V}$                                    |

Conditions\*7:  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $AV_{CC}^{*1} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{SS} = AV_{SS}^{*1} = 0\text{ V}$ ,  
 $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications)

| Item                          | Symbol    | Min | Typ | Max | Unit | Test Conditions |
|-------------------------------|-----------|-----|-----|-----|------|-----------------|
| Analog power supply voltage*1 | $AV_{CC}$ | 2.7 | —   | 5.5 | V    | Operating       |
|                               |           | 2.0 | —   | 5.5 | V    | Idle/not used   |
| RAM standby voltage           | $V_{RAM}$ | 2.0 | —   | —   | V    |                 |

- Notes:
- Do not leave the  $AV_{CC}$ , and  $AV_{SS}$  pins open even if the A/D converter and D/A converter are not used.  
 Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 5.5 V to  $AV_{CC}$  by connection to the power supply ( $V_{CC}$ ), or some other method.
  - P67 to P60 include supporting module inputs multiplexed on those pins.
  - $\overline{IRQ2}$  includes the  $\overline{ADTRG}$  signal multiplexed on that pin.
  - P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.  
 An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 ( $ICE = 1$ ).  
 P52/SCK0 and P97 ( $ICE = 0$ ) high levels are driven by NMOS.
  - When  $ICE = 0$ . Low-level output when the bus drive function is selected is determined separately.
  - The upper limit of the port 6 applied voltage is  $V_{CC} + 0.3\text{ V}$  when CIN input is not selected, and the lower of  $V_{CC} + 0.3\text{ V}$  and  $AV_{CC} + 0.3\text{ V}$  when CIN input is selected.  
 When a pin is in output mode, the output voltage is equivalent to the applied voltage.
  - The operating supply voltage range specification for the F-ZTAT (low-voltage) version is under investigation. Ranges of  $V_{CC} = 3.0\text{ to }3.6\text{ V}$  and  $T_a = 0\text{ to }+75^\circ\text{C}$  are planned for flash memory programming/erasing.
  - Current dissipation values are for  $V_{IH\text{ min}} = V_{CC} - 0.5\text{ V}$  and  $V_{IL\text{ max}} = 0.5\text{ V}$  with all output pins unloaded and the on-chip pull-up MOSs in the off state.
  - The values are for  $V_{RAM} \leq V_{CC} < 2.7\text{ V}$ ,  $V_{IH\text{ min}} = V_{CC} \times 0.9$ , and  $V_{IL\text{ max}} = 0.3\text{ V}$ .

**Table 24.3 Permissible Output Currents****– Preliminary –**

Conditions:  $V_{CC} = 4.0\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40\text{ to }+85^\circ\text{C}$  (wide-range specifications)

| Item                                      |   | Symbol         | Min | Typ | Max | Unit |
|---|---|----------------|-----|-----|-----|------|
| Permissible output low current (per pin)  | SCL1, SCL0, SDA1, SDA0                        | $I_{OL}$       | —   | —   | 20  | mA   |
|   | Ports 1, 2, 3                                 |                | —   | —   | 10  | mA   |
|   | Other output pins                             |                | —   | —   | 2   | mA   |
| Permissible output low current (total)    | Total of ports 1, 2, and 3                    | $\sum I_{OL}$  | —   | —   | 80  | mA   |
|   | Total of all output pins, including the above |                | —   | —   | 120 | mA   |
| Permissible output high current (per pin) | All output pins                               | $-I_{OH}$      | —   | —   | 2   | mA   |
| Permissible output high current (total)   | Total of all output pins                      | $\sum -I_{OH}$ | —   | —   | 40  | mA   |

- Notes: 1. To protect chip reliability, do not exceed the output current values in table 24.3.  
 2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 24.1 and 24.2.

**Table 24.3 Permissible Output Currents (cont)****– Preliminary –**

Conditions:  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications)


| Item                                      |   | Symbol         | Min | Typ | Max | Unit |
|---|---|----------------|-----|-----|-----|------|
| Permissible output low current (per pin)  | SCL1, SCL0, SDA1, SDA0                        | $I_{OL}$       | —   | —   | 10  | mA   |
|   | Ports 1, 2, 3                                 |                | —   | —   | 2   | mA   |
|   | Other output pins                             |                | —   | —   | 1   | mA   |
| Permissible output low current (total)    | Total of ports 1, 2, and 3                    | $\sum I_{OL}$  | —   | —   | 40  | mA   |
|   | Total of all output pins, including the above |                | —   | —   | 60  | mA   |
| Permissible output high current (per pin) | All output pins                               | $-I_{OH}$      | —   | —   | 2   | mA   |
| Permissible output high current (total)   | Total of all output pins                      | $\sum -I_{OH}$ | —   | —   | 30  | mA   |

- Notes: 1. To protect chip reliability, do not exceed the output current values in table 24.3.  
 2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 24.1 and 24.2.


Conditions:  $V_{CC} = 2.7\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $T_a = -20\text{ to }+75^\circ\text{C}$

Applicable Pins: SCL1, SCL0, SDA1, SDA0 (bus drive function selected)

| Item                                    | Symbol          | Min                  | Typ | Max                 | Unit          | Test Conditions  |
|---|-----------------|----------------------|-----|---------------------|---------------|--|
| Schmitt trigger input voltage           | $V_T^-$         | $V_{CC} \times 0.3$  | —   | —                   | V             | $V_{CC} = 2.7\text{ V to }5.5\text{ V}$                                  |
|   | $V_T^+$         | —                    | —   | $V_{CC} \times 0.7$ |               | $V_{CC} = 2.7\text{ V to }5.5\text{ V}$                                  |
|   | $V_T^+ - V_T^-$ | $V_{CC} \times 0.05$ | —   | —                   |               | $V_{CC} = 2.7\text{ V to }5.5\text{ V}$                                  |
| Input high voltage                      | $V_{IH}$        | $V_{CC} \times 0.7$  | —   | $V_{CC} + 0.5$      | V             | $V_{CC} = 2.7\text{ V to }5.5\text{ V}$                                  |
| Input low voltage                       | $V_{IL}$        | -0.5                 | —   | $V_{CC} \times 0.3$ |               | $V_{CC} = 2.7\text{ V to }5.5\text{ V}$                                  |
| Output low voltage                      | $V_{OL}$        | —                    | —   | 0.8                 | V             | $I_{OL} = 16\text{ mA}$ ,<br>$V_{CC} = 4.5\text{ V to }5.5\text{ V}$     |
|   |                 |                      |     | 0.5                 |               | $I_{OL} = 8\text{ mA}$   |
|   |                 |                      |     | 0.4                 |               | $I_{OL} = 3\text{ mA}$   |
| Input capacitance                       | $C_{in}$        | —                    | —   | 20                  | pF            | $V_{in} = 0\text{ V}$ , $f = 1\text{ MHz}$ ,<br>$T_a = 25^\circ\text{C}$ |
| Three-state leakage current (off state) | $ I_{TSI} $     | —                    | —   | 1.0                 | $\mu\text{A}$ | $V_{in} = 0.5\text{ to }V_{CC} - 0.5\text{ V}$                           |
| SCL, SDA output fall time               | $t_{Of}$        | $20 + 0.1Cb$         | —   | 250                 | ns            | $V_{CC} = 2.7\text{ V to }5.5\text{ V}$                                  |




**Figure 24.1 Darlington Pair Drive Circuit (Example)**



**Figure 24.2 LED Drive Circuit (Example)**

### 24.3 AC Characteristics

Figure 24.3 shows the test conditions for the AC characteristics.



**Figure 24.3 Output Load Circuit**



### 24.3.1 Clock Timing

Table 24.5 shows the clock timing. The clock timing specified here covers clock ( $\phi$ ) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 22, Clock Pulse Generator.

**Table 24.5 Clock Timing**


– Preliminary –

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)


Condition B:  $V_{CC} = 4.0 \text{ V}$  to  $5.5\text{V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to  $5.5\text{V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)


| Item  | Symbol     | Condition A |     | Condition B |     | Condition C |     | Unit          | Test Conditions            |
|---|------------|-------------|-----|-------------|-----|-------------|-----|---------------|----------------------------|
|   |            | 20 MHz      |     | 16 MHz      |     | 10 MHz      |     |               |                            |
| Clock cycle time  | $t_{cyc}$  | 50          | 500 | 62.5        | 500 | 100         | 500 | ns            | Figure 24.4                |
| Clock high pulse width                                  | $t_{CH}$   | 17          | —   | 20          | —   | 30          | —   | ns            | Figure 24.4                |
| Clock low pulse width                                   | $t_{CL}$   | 17          | —   | 20          | —   | 30          | —   | ns            |                            |
| Clock rise time   | $t_{Cr}$   | —           | 8   | —           | 10  | —           | 20  | ns            |                            |
| Clock fall time   | $t_{Cf}$   | —           | 8   | —           | 10  | —           | 20  | ns            |                            |
| Oscillation settling time at reset (crystal)            | $t_{OSC1}$ | 10          | —   | 10          | —   | 20          | —   | ms            | Figure 24.5<br>Figure 24.6 |
| Oscillation settling time in software standby (crystal) | $t_{OSC2}$ | 8           | —   | 8           | —   | 8           | —   | ms            |                            |
| External clock output stabilization delay time          | $t_{DEXT}$ | 500         | —   | 500         | —   | 500         | —   | $\mu\text{s}$ |                            |



**Figure 24.4 System Clock Timing**



**Figure 24.5 Oscillation Settling Timing**



**Figure 24.6 Oscillation Settling Timing (Exiting Software Standby Mode)**

## 24.3.2 Control Signal Timing

Table 24.6 shows the control signal timing. The only external interrupts that can operate on the subclock ( $\phi = 32.768$  kHz) are NMI and IRQ0, IRQ1, IRQ2, IRQ6, and IRQ7.

**Table 24.6 Control Signal Timing**


– Preliminary –

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)


Condition B:  $V_{CC} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item   | Symbol            | Condition A |     | Condition B |     | Condition C |     | Unit             | Test Conditions |
|--|-------------------|-------------|-----|-------------|-----|-------------|-----|------------------|-----------------|
|  |                   | 20 MHz      | Max | 16 MHz      | Max | 10 MHz      | Max |                  |                 |
| $\overline{\text{RES}}$ setup time   | $t_{\text{RESS}}$ | 200         | —   | 200         | —   | 300         | —   | ns               | Figure 24.7     |
| $\overline{\text{RES}}$ pulse width  | $t_{\text{RESW}}$ | 20          | —   | 20          | —   | 20          | —   | $t_{\text{cyc}}$ |                 |
| NMI setup time (NMI)   | $t_{\text{NMIS}}$ | 150         | —   | 150         | —   | 250         | —   | ns               | Figure 24.8     |
| NMI hold time (NMI)  | $t_{\text{NMIH}}$ | 10          | —   | 10          | —   | 10          | —   |                  |                 |
| NMI pulse width (exiting software standby mode)                            | $t_{\text{NMIW}}$ | 200         | —   | 200         | —   | 200         | —   | ns               |                 |
| IRQ setup time (IRQ7 to IRQ0)  | $t_{\text{IRQS}}$ | 150         | —   | 150         | —   | 250         | —   | ns               |                 |
| IRQ hold time (IRQ7 to IRQ0)   | $t_{\text{IRQH}}$ | 10          | —   | 10          | —   | 10          | —   | ns               |                 |
| IRQ pulse width (IRQ7, IRQ6, IRQ2 to IRQ0) (exiting software standby mode) | $t_{\text{IRQW}}$ | 200         | —   | 200         | —   | 200         | —   | ns               |                 |



**Figure 24.7 Reset Input Timing**



**Figure 24.8 Interrupt Input Timing**

### 24.3.3 Bus Timing

Table 24.7 shows the bus timing. Operation in external expansion mode is not guaranteed when operating on the subclock ( $\phi = 32.768$  kHz).

**Table 24.7 Bus Timing**

– Preliminary –

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,

$T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),

$T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to  $5.5\text{V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,

$T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),

$T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to  $5.5\text{V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,

$T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item                             | Symbol     | Condition A               |                           | Condition B               |                           | Condition C               |                           | Unit | Test Conditions             |
|----------------------------------|------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|------|-----------------------------|
|                                  |            | 20 MHz                    |                           | 16 MHz                    |                           | 10 MHz                    |                           |      |                             |
|                                  |            | Min                       | Max                       | Min                       | Max                       | Min                       | Max                       |      |                             |
| Address delay time               | $t_{AD}$   | —                         | 20                        | —                         | 30                        | —                         | 40                        | ns   | Figure 24.9 to figure 24.13 |
| Address setup time               | $t_{AS}$   | $0.5 \times t_{cyc} - 15$ | —                         | $0.5 \times t_{cyc} - 20$ | —                         | $0.5 \times t_{cyc} - 30$ | —                         | ns   |                             |
| Address hold time                | $t_{AH}$   | $0.5 \times t_{cyc} - 10$ | —                         | $0.5 \times t_{cyc} - 15$ | —                         | $0.5 \times t_{cyc} - 20$ | —                         | ns   |                             |
| $\overline{CS}$ delay time (IOS) | $t_{CSD}$  | —                         | 20                        | —                         | 30                        | —                         | 40                        | ns   |                             |
| $\overline{AS}$ delay time       | $t_{ASD}$  | —                         | 30                        | —                         | 45                        | —                         | 60                        | ns   |                             |
| $\overline{RD}$ delay time 1     | $t_{RSD1}$ | —                         | 30                        | —                         | 45                        | —                         | 60                        | ns   |                             |
| $\overline{RD}$ delay time 2     | $t_{RSD2}$ | —                         | 30                        | —                         | 45                        | —                         | 60                        | ns   |                             |
| Read data setup time             | $t_{RDS}$  | 15                        | —                         | 20                        | —                         | 35                        | —                         | ns   |                             |
| Read data hold time              | $t_{RDH}$  | 0                         | —                         | 0                         | —                         | 0                         | —                         | ns   |                             |
| Read data access time 1          | $t_{ACC1}$ | —                         | $1.0 \times t_{cyc} - 30$ | —                         | $1.0 \times t_{cyc} - 40$ | —                         | $1.0 \times t_{cyc} - 60$ | ns   |                             |
| Read data access time 2          | $t_{ACC2}$ | —                         | $1.5 \times t_{cyc} - 25$ | —                         | $1.5 \times t_{cyc} - 35$ | —                         | $1.5 \times t_{cyc} - 50$ | ns   |                             |

**Table 24.7 Bus Timing (cont)**


– Preliminary –

Condition A:  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 2\text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 2\text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)


Condition C:  $V_{CC} = 2.7\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 2\text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item                          | Symbol     | Condition A               |                           | Condition B               |                           | Condition C               |                           | Unit | Test Conditions             |
|-------------------------------|------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|------|-----------------------------|
|                               |            | 20 MHz                    |                           | 16 MHz                    |                           | 10 MHz                    |                           |      |                             |
| Read data access time 3       | $t_{ACC3}$ | —                         | $2.0 \times t_{cyc} - 30$ | —                         | $2.0 \times t_{cyc} - 40$ | —                         | $2.0 \times t_{cyc} - 60$ | ns   | Figure 24.9 to figure 24.13 |
| Read data access time 4       | $t_{ACC4}$ | —                         | $2.5 \times t_{cyc} - 25$ | —                         | $2.5 \times t_{cyc} - 35$ | —                         | $2.5 \times t_{cyc} - 50$ | ns   |                             |
| Read data access time 5       | $t_{ACC5}$ | —                         | $3.0 \times t_{cyc} - 30$ | —                         | $3.0 \times t_{cyc} - 40$ | —                         | $3.0 \times t_{cyc} - 60$ | ns   |                             |
| $\overline{WR}$ delay time 1  | $t_{WRD1}$ | —                         | 30                        | —                         | 45                        | —                         | 60                        | ns   |                             |
| $\overline{WR}$ delay time 2  | $t_{WRD2}$ | —                         | 30                        | —                         | 45                        | —                         | 60                        | ns   |                             |
| $\overline{WR}$ pulse width 1 | $t_{WSW1}$ | $1.0 \times t_{cyc} - 20$ | —                         | $1.0 \times t_{cyc} - 30$ | —                         | $1.0 \times t_{cyc} - 40$ | —                         | ns   |                             |
| $\overline{WR}$ pulse width 2 | $t_{WSW2}$ | $1.5 \times t_{cyc} - 20$ | —                         | $1.5 \times t_{cyc} - 30$ | —                         | $1.5 \times t_{cyc} - 40$ | —                         | ns   |                             |
| Write data delay time         | $t_{WDD}$  | —                         | 30                        | —                         | 45                        | —                         | 60                        | ns   |                             |
| Write data setup time         | $t_{WDS}$  | 0                         | —                         | 0                         | —                         | 0                         | —                         | ns   |                             |
| Write data hold time          | $t_{WDH}$  | 10                        | —                         | 15                        | —                         | 20                        | —                         | ns   |                             |
| $\overline{WAIT}$ setup time  | $t_{WTS}$  | 30                        | —                         | 45                        | —                         | 60                        | —                         | ns   |                             |
| $\overline{WAIT}$ hold time   | $t_{WTH}$  | 5                         | —                         | 5                         | —                         | 10                        | —                         | ns   |                             |



Note: \*  $\overline{AS}$  and  $\overline{IOS}$  are the same pin. The function is selected by the IOSE bit in SYSCR.


**Figure 24.9 Basic Bus Timing (Two-State Access)**




Note: \*  $\overline{AS}$  and  $\overline{IOS}$  are the same pin. The function is selected by the IOSE bit in SYSCR.

**Figure 24.10 Basic Bus Timing (Three-State Access)**






**Figure 24.11 Basic Bus Timing (Three-State Access with One Wait State)**



**Figure 24.12 Burst ROM Access Timing (Two-State Access)**



Note: \*  $\overline{AS}$  and  $\overline{IOS}$  are the same pin. The function is selected by the IOSE bit in SYSCR.

**Figure 24.13 Burst ROM Access Timing (One-State Access)**

### 24.3.4 Timing of On-Chip Supporting Modules

Tables 24.8 and 24.9 show the on-chip supporting module timing. The only on-chip supporting modules that can operate in subclock operation ( $\phi = 32.768$  kHz) are the I/O ports, external interrupts (NMI and IRQ0, 1, 2, 6, and 7), the watchdog timer, and the 8-bit timer (channels 0 and 1).

**Table 24.8 Timing of On-Chip Supporting Modules (1)** – Preliminary –

Condition A:  $V_{CC} = 5.0$  V  $\pm$  10%,  $V_{SS} = 0$  V,  $\phi = 32.768$  kHz\*, 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0$  V to 5.5V,  $V_{SS} = 0$  V,  $\phi = 32.768$  kHz\*, 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7$  V to 5.5V,  $V_{SS} = 0$  V,  $\phi = 32.768$  kHz\*, 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item       | Symbol                       | Condition A |             | Condition B |     | Condition C |     | Unit | Test Conditions    |
|------------|------------------------------|-------------|-------------|-------------|-----|-------------|-----|------|--------------------|
|            |                              | Min         | Max         | Min         | Max | Min         | Max |      |                    |
| I/O ports  | Output data delay time       | $t_{PWD}$   | —           | 50          | —   | 50          | —   | 100  | ns<br>Figure 24.14 |
|            | Input data setup time        | $t_{PRS}$   | 30          | —           | 30  | —           | 50  | —    |                    |
|            | Input data hold time         | $t_{PRH}$   | 30          | —           | 30  | —           | 50  | —    |                    |
| FRT        | Timer output delay time      | $t_{FTOD}$  | —           | 50          | —   | 50          | —   | 100  | ns<br>Figure 24.15 |
|            | Timer input setup time       | $t_{FTIS}$  | 30          | —           | 30  | —           | 50  | —    |                    |
|            | Timer clock input setup time | $t_{FTCS}$  | 30          | —           | 30  | —           | 50  | —    | Figure 24.16       |
|            | Timer clock pulse width      | Single edge | $t_{FTCWH}$ | 1.5         | —   | 1.5         | —   | 1.5  |                    |
| Both edges |                              | $t_{FTCWL}$ | 2.5         | —           | 2.5 | —           | 2.5 | —    |                    |

Condition A:  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 32.768\text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40\text{ to }+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0\text{ V to }5.5\text{V}$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 32.768\text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40\text{ to }+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7\text{ V to }5.5\text{V}$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 32.768\text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20\text{ to }+75^\circ\text{C}$  (regular specifications)

| Item      | Symbol                       | Condition A                |     | Condition B |     | Condition C |     | Unit | Test Conditions |              |
|-----------|------------------------------|----------------------------|-----|-------------|-----|-------------|-----|------|-----------------|--------------|
|           |                              | 20 MHz                     | Max | 16 MHz      | Max | 10 MHz      | Max |      |                 |              |
| TMR       | Timer output delay time      | $t_{TMOD}$                 | —   | 50          | —   | 50          | —   | 100  | ns              | Figure 24.17 |
|           | Timer reset input setup time | $t_{TMRS}$                 | 30  | —           | 30  | —           | 50  | —    |                 | Figure 24.19 |
|           | Timer clock input setup time | $t_{TMCS}$                 | 30  | —           | 30  | —           | 50  | —    |                 | Figure 24.18 |
|           | Timer clock pulse width      | Single edge<br>$t_{TMCWH}$ | 1.5 | —           | 1.5 | —           | 1.5 | —    | $t_{cyc}$       |              |
|           |                              | Both edges<br>$t_{TMCWL}$  | 2.5 | —           | 2.5 | —           | 2.5 | —    |                 |              |
| PWM, PWMX | Pulse output delay time      | $t_{PWOD}$                 | —   | 50          | —   | 50          | —   | 100  | ns              | Figure 24.20 |
| SCI       | Input clock cycle            | Asynchronous<br>$t_{Scyc}$ | 4   | —           | 4   | —           | 4   | —    | $t_{cyc}$       | Figure 24.21 |
|           |                              | Synchronous                | 6   | —           | 6   | —           | 6   | —    |                 |              |
|           | Input clock pulse width      | $t_{SCKW}$                 | 0.4 | 0.6         | 0.4 | 0.6         | 0.4 | 0.6  | $t_{Scyc}$      |              |
|           | Input clock rise time        | $t_{SCKr}$                 | —   | 1.5         | —   | 1.5         | —   | 1.5  | $t_{cyc}$       |              |
|           | Input clock fall time        | $t_{SCKf}$                 | —   | 1.5         | —   | 1.5         | —   | 1.5  |                 |              |

**Table 24.8 Timing of On-Chip Supporting Modules (1) (cont)**

– Preliminary –


Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)


Condition C:  $V_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 32.768 \text{ kHz}^*$ , 2 MHz to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item          | Symbol                                 | Condition A |     | Condition B |     | Condition C |     | Unit | Test Conditions |              |
|---------------|--|-------------|-----|-------------|-----|-------------|-----|------|-----------------|--------------|
|               |  | 20 MHz      |     | 16 MHz      |     | 10 MHz      |     |      |                 |              |
|               |  | Min         | Max | Min         | Max | Min         | Max |      |                 |              |
| SCI           | Transmit data delay time (synchronous) | $t_{TXD}$   | —   | 50          | —   | 50          | —   | 100  | ns              | Figure 24.22 |
|               | Receive data setup time (synchronous)  | $t_{RXS}$   | 50  | —           | 50  | —           | 100 | —    | ns              |              |
|               | Receive data hold time (synchronous)   | $t_{RXH}$   | 50  | —           | 50  | —           | 100 | —    | ns              |              |
| A/D converter | Trigger input setup time               | $t_{RGS}$   | 30  | —           | 30  | —           | 50  | —    | ns              | Figure 24.23 |


Note: \* Only supporting modules that can be used in subclock operation




**Figure 24.14 I/O Port Input/Output Timing**




**Figure 24.15 FRT Input/Output Timing**




**Figure 24.16 FRT Clock Input Timing**




**Figure 24.17 8-Bit Timer Output Timing**



**Figure 24.18 8-Bit Timer Clock Input Timing**




**Figure 24.19 8-Bit Timer Reset Input Timing**




**Figure 24.20 PWM, PWMX Output Timing**






**Figure 24.21 SCK Clock Input Timing**



**Figure 24.22 SCI Input/Output Timing (Synchronous Mode)**



**Figure 24.23 A/D Converter External Trigger Input Timing**

**Table 24.8 Timing of On-Chip Supporting Modules (2)**

– Preliminary –


Condition A:  $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 2\text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 2\text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7\text{ V}$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ ,  $\phi = 2\text{ MHz}$  to maximum operating frequency,  
 $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item            | Symbol                                       | Condition A            |                  | Condition B |     | Condition C |     | Unit | Test Conditions |              |
|-----------------|--|------------------------|------------------|-------------|-----|-------------|-----|------|-----------------|--------------|
|                 |  | 20 MHz                 |                  | 16 MHz      |     | 10 MHz      |     |      |                 |              |
|                 |  | Min                    | Max              | Min         | Max | Min         | Max |      |                 |              |
| HIF read cycle  | $\overline{\text{CS}}/\text{HA0}$ setup item | $t_{\text{HAR}}$       | 10               | —           | 10  | —           | 10  | —    | ns              | Figure 24.24 |
|                 | $\overline{\text{CS}}/\text{HA0}$ hold time  | $t_{\text{HRA}}$       | 10               | —           | 10  | —           | 10  | —    | ns              |              |
|                 | $\overline{\text{IOR}}$ pulse width          | $t_{\text{HRPW}}$      | 120              | —           | 120 | —           | 220 | —    | ns              |              |
|                 | HDB delay time                               | $t_{\text{HRD}}$       | —                | 100         | —   | 100         | —   | 200  | ns              |              |
|                 | HDB hold time                                | $t_{\text{HRF}}$       | 0                | 25          | 0   | 25          | 0   | 40   | ns              |              |
|                 | HIRQ delay time                              | $t_{\text{HIRQ}}$      | —                | 120         | —   | 120         | —   | 200  | ns              |              |
| HIF write cycle | $\overline{\text{CS}}/\text{HA0}$ setup item | $t_{\text{HAW}}$       | 10               | —           | 10  | —           | 10  | —    | ns              |              |
|                 | $\overline{\text{CS}}/\text{HA0}$ hold time  | $t_{\text{HWA}}$       | 10               | —           | 10  | —           | 10  | —    | ns              |              |
|                 | $\overline{\text{IOW}}$ pulse width          | $t_{\text{HWPW}}$      | 60               | —           | 60  | —           | 100 | —    | ns              |              |
|                 | HDB setup time                               | Fast A20 gate not used | $t_{\text{HDW}}$ | 30          | —   | 30          | —   | 50   | —               | ns           |
|                 |  | Fast A20 gate used     |                  | 45          | —   | 55          | —   | 85   | —               | ns           |
|                 | HDB hold time                                | $t_{\text{HWD}}$       | 15               | —           | 15  | —           | 25  | —    | ns              |              |
| GA20 delay time | $t_{\text{HGA}}$                             | —                      | 90               | —           | 90  | —           | 180 | ns   |                 |              |

### Host interface read timing



Note: \* The rising edge timing is the same as the port 4 output timing. See figure 24.14.

### Host interface write timing





Figure 24.24 Host Interface Timing

Conditions:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $\phi = 5 \text{ MHz}$  to maximum operating frequency,  
 $T_a = -20 \text{ to } +75^\circ\text{C}$

| Item  | Symbol     | Ratings |     |      | Unit      | Test Conditions | Notes        |
|---|------------|---------|-----|------|-----------|-----------------|--------------|
|   |            | Min     | Typ | Max  |           |                 |              |
| SCL clock cycle time                            | $t_{SCL}$  | 12      | —   | —    | $t_{cyc}$ |                 | Figure 24.25 |
| SCL clock high pulse width                      | $t_{SCLH}$ | 3       | —   | —    | $t_{cyc}$ |                 |              |
| SCL clock low pulse width                       | $t_{SCLL}$ | 5       | —   | —    | $t_{cyc}$ |                 |              |
| SCL, SDA input rise time                        | $t_{Sr}$   | —       | —   | 7.5* | $t_{cyc}$ |                 |              |
| SCL, SDA input fall time                        | $t_{Sf}$   | —       | —   | 300  | ns        |                 |              |
| SCL, SDA input spike pulse elimination time     | $t_{SP}$   | —       | —   | 1    | $t_{cyc}$ |                 |              |
| SDA input bus free time                         | $t_{BUF}$  | 5       | —   | —    | $t_{cyc}$ |                 |              |
| Start condition input hold time                 | $t_{STAH}$ | 3       | —   | —    | $t_{cyc}$ |                 |              |
| Retransmission start condition input setup time | $t_{STAS}$ | 3       | —   | —    | $t_{cyc}$ |                 |              |
| Stop condition input setup time                 | $t_{STOS}$ | 3       | —   | —    | $t_{cyc}$ |                 |              |
| Data input setup time                           | $t_{SDAS}$ | 0.5     | —   | —    | $t_{cyc}$ |                 |              |
| Data input hold time                            | $t_{SDAH}$ | 0       | —   | —    | ns        |                 |              |
| SCL, SDA capacitive load                        | $C_b$      | —       | —   | 400  | pF        |                 |              |

Note: \*  $17.5t_{cyc}$  can be set according to the clock selected for use by the I<sup>2</sup>C module. For details, see section 16.4, Usage Notes.



Note: \* S, P, and Sr indicate the following conditions.

S: Start condition

P: Stop condition

Sr: Retransmission start condition

**Figure 24.25 I<sup>2</sup>C Bus Interface Input/Output Timing (Option)**

## 24.4 A/D Conversion Characteristics

Tables 24.10 and 24.11 list the A/D conversion characteristics.

**Table 24.10 A/D Conversion Characteristics**  
(AN7 to AN0 Input: 134/266-State Conversion)

– Preliminary –

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^\circ\text{C}$  (regular specifications),  
 $T_a = -40 \text{ to } +85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^\circ\text{C}$  (regular specifications),  
 $T_a = -40 \text{ to } +85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20 \text{ to } +75^\circ\text{C}$  (regular specifications)

| Item                                | Condition A |     |           | Condition B |     |           | Condition C |     |           | Unit          |
|-------------------------------------|-------------|-----|-----------|-------------|-----|-----------|-------------|-----|-----------|---------------|
|                                     | 20 MHz      |     |           | 16 MHz      |     |           | 10 MHz      |     |           |               |
|                                     | Min         | Typ | Max       | Min         | Typ | Max       | Min         | Typ | Max       |               |
| Resolution                          | 10          | 10  | 10        | 10          | 10  | 10        | 10          | 10  | 10        | Bits          |
| Conversion time                     | —           | —   | 6.7       | —           | —   | 8.4       | —           | —   | 13.4      | $\mu\text{s}$ |
| Analog input capacitance            | —           | —   | 20        | —           | —   | 20        | —           | —   | 20        | pF            |
| Permissible signal-source impedance | —           | —   | $10^{*3}$ | —           | —   | $10^{*3}$ | —           | —   | $10^{*1}$ | k $\Omega$    |
| Nonlinearity error                  | —           | —   | $\pm 3.0$ | —           | —   | $\pm 3.0$ | —           | —   | $\pm 7.0$ | LSB           |
| Offset error                        | —           | —   | $\pm 3.5$ | —           | —   | $\pm 3.5$ | —           | —   | $\pm 7.5$ | LSB           |
| Full-scale error                    | —           | —   | $\pm 3.5$ | —           | —   | $\pm 3.5$ | —           | —   | $\pm 7.5$ | LSB           |
| Quantization error                  | —           | —   | $\pm 0.5$ | —           | —   | $\pm 0.5$ | —           | —   | $\pm 0.5$ | LSB           |
| Absolute accuracy                   | —           | —   | $\pm 4.0$ | —           | —   | $\pm 4.0$ | —           | —   | $\pm 8.0$ | LSB           |

- Notes: 1. When  $4.0 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$   
 2. When  $2.7 \text{ V} \leq AV_{CC} < 4.0 \text{ V}$   
 3. When conversion time  $\geq 11.17 \mu\text{s}$  (CKS = 1 and  $\phi \leq 12 \text{ MHz}$ , or CKS = 0)  
 4. When conversion time  $< 11.17 \mu\text{s}$  (CKS = 1 and  $\phi > 12 \text{ MHz}$ )

**Table 24.11 A/D Conversion Characteristics****(CIN7 to CIN0 Input: 134/266-State Conversion)****– Preliminary –**

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{CC} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  
 $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item                                | Condition A |     |           | Condition B |     |           | Condition C |     |            | Unit          |
|-------------------------------------|-------------|-----|-----------|-------------|-----|-----------|-------------|-----|------------|---------------|
|                                     | 20 MHz      |     |           | 16 MHz      |     |           | 10 MHz      |     |            |               |
|                                     | Min         | Typ | Max       | Min         | Typ | Max       | Min         | Typ | Max        |               |
| Resolution                          | 10          | 10  | 10        | 10          | 10  | 10        | 10          | 10  | 10         | Bits          |
| Conversion time                     | —           | —   | 6.7       | —           | —   | 8.4       | —           | —   | 13.4       | $\mu\text{s}$ |
| Analog input capacitance            | —           | —   | 20        | —           | —   | 20        | —           | —   | 20         | pF            |
| Permissible signal-source impedance | —           | —   | $10^{*3}$ | —           | —   | $10^{*3}$ | —           | —   | $10^{*1}$  | k $\Omega$    |
|                                     |             |     | $5^{*4}$  |             |     | $5^{*4}$  |             |     | $5^{*2}$   |               |
| Nonlinearity error                  | —           | —   | $\pm 5.0$ | —           | —   | $\pm 5.0$ | —           | —   | $\pm 11.0$ | LSB           |
| Offset error                        | —           | —   | $\pm 5.5$ | —           | —   | $\pm 5.5$ | —           | —   | $\pm 11.5$ | LSB           |
| Full-scale error                    | —           | —   | $\pm 5.5$ | —           | —   | $\pm 5.5$ | —           | —   | $\pm 11.5$ | LSB           |
| Quantization error                  | —           | —   | $\pm 0.5$ | —           | —   | $\pm 0.5$ | —           | —   | $\pm 0.5$  | LSB           |
| Absolute accuracy                   | —           | —   | $\pm 6.0$ | —           | —   | $\pm 6.0$ | —           | —   | $\pm 12.0$ | LSB           |

Notes: 1. When  $4.0 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$

2. When  $2.7 \text{ V} \leq AV_{CC} < 4.0 \text{ V}$

3. When conversion time  $\geq 11.17 \mu\text{s}$  (CKS = 1 and  $\phi \leq 12 \text{ MHz}$ , or CKS = 0)

4. When conversion time  $< 11.17 \mu\text{s}$  (CKS = 1 and  $\phi > 12 \text{ MHz}$ )

## 24.5 D/A Conversion Characteristics

Table 24.12 lists the D/A conversion characteristics.

**Table 24.12 D/A Conversion Characteristics**

– Preliminary –

Condition A:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition B:  $V_{CC} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{CC} = 4.0 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $+85^\circ\text{C}$  (wide-range specifications)

Condition C:  $V_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $AV_{CC} = 2.7 \text{ V}$  to  $5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $\phi = 2 \text{ MHz}$  to maximum operating frequency,  $T_a = -20$  to  $+75^\circ\text{C}$  (regular specifications)

| Item              |                                   | Condition A |           |           | Condition B |           |           | Condition C |           |           | Unit          |
|-------------------|-----------------------------------|-------------|-----------|-----------|-------------|-----------|-----------|-------------|-----------|-----------|---------------|
|                   |                                   | 20 MHz      |           |           | 16 MHz      |           |           | 10 MHz      |           |           |               |
|                   |                                   | Min         | Typ       | Max       | Min         | Typ       | Max       | Min         | Typ       | Max       |               |
| Resolution        |                                   | 8           | 8         | 8         | 8           | 8         | 8         | 8           | 8         | 8         | Bits          |
| Conversion time   | With 20 pF load capacitance       | —           | —         | 10        | —           | —         | 10        | —           | —         | 10        | $\mu\text{s}$ |
| Absolute accuracy | With 2 M $\Omega$ load resistance | —           | $\pm 1.0$ | $\pm 1.5$ | —           | $\pm 1.0$ | $\pm 1.5$ | —           | $\pm 2.0$ | $\pm 3.0$ | LSB           |
|                   | With 4 M $\Omega$ load resistance | —           | —         | $\pm 1.0$ | —           | —         | $\pm 1.0$ | —           | —         | $\pm 2.0$ |               |



## 24.6 Flash Memory Characteristics

Table 24.13 shows the flash memory characteristics.

**Table 24.13 Flash Memory Characteristics (5 V Version)\*8**

Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  
 $T_a = 0 \text{ to } +75^\circ\text{C}$  (Programming/erasing operating temperature)

| Item                     | Symbol                             | Min           | Typ | Max  | Unit            | Test Condition |                        |
|--------------------------|------------------------------------|---------------|-----|------|-----------------|----------------|------------------------|
| Programming time*1,*2,*4 | tP                                 | —             | 10  | 200  | ms/<br>32 bytes |                |                        |
| Erase time*1,*3,*5       | tE                                 | —             | 100 | 1200 | ms/<br>block    |                |                        |
| Reprogramming count      | $N_{WEC}$                          | —             | —   | 100  | Times           |                |                        |
| Programming              | Wait time after SWE-bit setting*1  | x             | 10  | —    | —               | $\mu\text{s}$  |                        |
|                          | Wait time after PSU-bit setting*1  | y             | 50  | —    | —               | $\mu\text{s}$  |                        |
|                          | Wait time after P-bit setting*1,*4 | z             | 150 | —    | 200             | $\mu\text{s}$  |                        |
|                          | Wait time after P-bit clear*1      | $\alpha$      | 10  | —    | —               | $\mu\text{s}$  |                        |
|                          | Wait time after PSU-bit clear*1    | $\beta$       | 10  | —    | —               | $\mu\text{s}$  |                        |
|                          | Wait time after PV-bit setting*1   | $\gamma$      | 4   | —    | —               | $\mu\text{s}$  |                        |
|                          | Wait time after dummy write*1      | $\varepsilon$ | 2   | —    | —               | $\mu\text{s}$  |                        |
|                          | Wait time after PV-bit clear*1     | $\eta$        | 4   | —    | —               | $\mu\text{s}$  |                        |
|                          | Maximum programming count*1,*4,*5  | N             | —   | —    | 1000            | Times          | tP = 200 $\mu\text{s}$ |

**Table 24.13 Flash Memory Characteristics (5 V Version)\*8 (cont)**

Conditions:  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  
 $T_a = 0 \text{ to } +75^\circ\text{C}$  (Programming/erasing operating temperature)

| Item  |                                    | Symbol        | Min | Typ | Max | Unit          | Test Condition       |
|-------|------------------------------------|---------------|-----|-----|-----|---------------|----------------------|
| Erase | Wait time after SWE-bit setting*1  | x             | 10  | —   | —   | $\mu\text{s}$ |                      |
|       | Wait time after ESU-bit setting*1  | y             | 200 | —   | —   | $\mu\text{s}$ |                      |
|       | Wait time after E-bit setting*1,*6 | z             | 5   | —   | 10  | ms            |                      |
|       | Wait time after E-bit clear*1      | $\alpha$      | 10  | —   | —   | $\mu\text{s}$ |                      |
|       | Wait time after ESU-bit clear*1    | $\beta$       | 10  | —   | —   | $\mu\text{s}$ |                      |
|       | Wait time after EV-bit setting*1   | $\gamma$      | 20  | —   | —   | $\mu\text{s}$ |                      |
|       | Wait time after dummy write*1      | $\varepsilon$ | 2   | —   | —   | $\mu\text{s}$ |                      |
|       | Wait time after EV-bit clear*1     | $\eta$        | 5   | —   | —   | $\mu\text{s}$ |                      |
|       | Maximum erase count*1,*6,*7        | N             | —   | —   | 120 | Times         | $tE = 10 \text{ ms}$ |

- Notes: 1. Set the times according to the program/erase algorithms.
2. Programming time per 32 bytes (Shows the total time the flash memory control register (FLMCR1) is set. It does not include the programming verification time.)
3. Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
4. Maximum programming time ( $tP$  (max)) = wait time after P-bit setting (z)  $\times$  maximum programming count (N))
5. Number of times when the wait time after P-bit setting (z) = 200  $\mu\text{s}$ .  
 The number of writes should be set according to the actual set value of z to allow programming within the maximum programming time ( $tP$ ).
6. Maximum erase time ( $tE$  (max)) = Wait time after E-bit setting (z)  $\times$  maximum erase count (N))
7. Number of times when the wait time after E-bit setting (z) = 10 ms.  
 The number of erases should be set according to the actual set value of z to allow erasing within the maximum erase time ( $tE$ ).
8. Low-voltage version flash memory characteristics will be decided later.

## 24.7 Usage Note

The F-ZTAT and mask ROM versions have been confirmed as fully meeting the reference values for electrical characteristics shown in this manual. However, actual performance figures, operating margins, noise margins, and other properties may vary due to differences in the manufacturing process, on-chip ROM, layout patterns, etc.

When system evaluation testing is carried out using the F-ZTAT version, the same evaluation tests should also be conducted for the mask ROM version when changing over to that version.

# Appendix F Product Code Lineup

**Table F.1 H8S/2138 Series and H8S/2134 Series Product Code Lineup — Preliminary —**

| Product Type  |                                   |   |   | Product Code          | Mark Code             | Package (Hitachi Package Code) | Notes             |
|---|-----------------------------------|---|---|-----------------------|-----------------------|--------------------------------|-------------------|
| H8S/2138 Series   | H8S/2138 Mask ROM version         | Standard product (5 V version, 4 V version, 3 V version)                                    | HD6432138   | HD6432138(***)FA      | 80-pin QFP (FP-80A)   | In planning stage              |                   |
|   |                                   |   |   | HD6432138(***)TF      | 80-pin TQFP (TFP-80C) |                                |                   |
|   |                                   | Version with on-chip I <sup>2</sup> C bus interface (5 V version, 4 V version, 3 V version) | HD6432138W  | HD6432138W(***)FA     | 80-pin QFP (FP-80A)   |                                |                   |
|   |                                   |   |   | HD6432138W(***)TF     | 80-pin TQFP (TFP-80C) |                                |                   |
|   |                                   | F-ZTAT version  | Version with on-chip I <sup>2</sup> C bus interface (5 V/4 V version) | HD64F2138             | HD64F2138FA20         | 80-pin QFP (FP-80A)            | Under development |
|   |                                   |   |   |                       | HD64F2138TF20         | 80-pin TQFP (TFP-80C)          |                   |
|   | Low-voltage version (3 V version) | HD64F2138V  | HD64F2138VFA10  | 80-pin QFP (FP-80A)   | Under development     |                                |                   |
|   |                                   |   | HD64F2138VTF10  | 80-pin TQFP (TFP-80C) |                       |                                |                   |
|   | H8S/2137                          | Mask ROM version  | Standard product (5 V version, 4 V version, 3 V version)              | HD6432137             | HD6432137(***)FA      | 80-pin QFP (FP-80A)            | In planning stage |
|   |                                   |   |   |                       | HD6432137(***)TF      | 80-pin TQFP (TFP-80C)          |                   |
| Version with on-chip I <sup>2</sup> C bus interface (5 V version, 4 V version, 3 V version) |                                   |   | HD6432137W  | HD6432137W(***)FA     | 80-pin QFP (FP-80A)   |                                |                   |
|   |                                   |   |   | HD6432137W(***)TF     | 80-pin TQFP (TFP-80C) |                                |                   |

**Table F.1 H8S/2138 Series and H8S/2134 Series Product Code Lineup (cont)**

— Preliminary —

| Product Type    |                                   |  | Product Code   | Mark Code             | Package (Hitachi Package Code) | Notes             |
|-----------------|-----------------------------------|--|----------------|-----------------------|--------------------------------|-------------------|
| H8S/2134 Series | Mask ROM version                  | Standard product (5 V version, 4 V version, 3 V version) | HD6432134      | HD6432134(***)FA      | 80-pin QFP (FP-80A)            | In planning stage |
|                 |                                   |  |                | HD6432134(***)TF      | 80-pin TQFP (TFP-80C)          |                   |
|                 | F-ZTAT version                    | Standard product (5 V/4 V version)                       | HD64F2134      | HD64F2134FA20         | 80-pin QFP (FP-80A)            |                   |
|                 |                                   |  |                | HD64F2134TF20         | 80-pin TQFP (TFP-80C)          |                   |
|                 | Low-voltage version (3 V version) | HD64F2134V   | HD64F2134VFA10 | 80-pin QFP (FP-80A)   | Under development              |                   |
|                 |                                   |  | HD64F2134VTF10 | 80-pin TQFP (TFP-80C) |                                |                   |
| H8S/2133        | Mask ROM version                  | Standard product (5 V version, 4 V version, 3 V version) | HD6432133      | HD6432133(***)FA      | 80-pin QFP (FP-80A)            | In planning stage |
|                 |                                   |  |                | HD6432133(***)TF      | 80-pin TQFP (TFP-80C)          |                   |
| H8S/2132        | Mask ROM version                  | Standard product (5 V version, 4 V version, 3 V version) | HD6432132      | HD6432132(***)FA      | 80-pin QFP (FP-80A)            | Under development |
|                 |                                   |  |                | HD6432132(***)TF      | 80-pin TQFP (TFP-80C)          |                   |
|                 | F-ZTAT version                    | Standard product (5 V/4 V version)                       | HD64F2132      | HD64F2132FA20         | 80-pin QFP (FP-80A)            |                   |
|                 |                                   |  |                | HD64F2132TF20         | 80-pin TQFP (TFP-80C)          |                   |
|                 | Low-voltage version (3 V version) | HD64F2132V   | HD64F2132VFA10 | 80-pin QFP (FP-80A)   | Under development              |                   |
|                 |                                   |  | HD64F2132VTF10 | 80-pin TQFP (TFP-80C) |                                |                   |
| H8S/2130        | Mask ROM version                  | Standard product (5 V version, 4 V version, 3 V version) | HD64F2130      | HD6432130(***)FA      | 80-pin QFP (FP-80A)            | Under development |
|                 |                                   |  |                | HD6432130(***)TF      | 80-pin TQFP (TFP-80C)          |                   |

Note: (\*\*\*) is the ROM code.

The F-ZTAT version of the H8S/2138 has an on-chip I<sup>2</sup>C bus interface as standard.

The F-ZTAT 5 V/4 V version supports the operating ranges of the 5 V version and the 4 V version.

The operating range of the F-ZTAT low-voltage version will be decided later.

The above table includes products in the planning stage or under development. Information on the status of individual products can be obtained from Hitachi's sales offices.

---

## **H8S/2138 Series and H8S/2134 Series Hardware Manual Supplementary Edition**

Publication Date: 1st Edition, August 1998

Published by: Electronic Devices Sales & Marketing Group  
Hitachi, Ltd.

Edited by: Technical Documentation Group  
UL Media Co., Ltd.

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.