

Data sheet acquired from Harris Semiconductor SCHS123B

High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator

June 1998 - Revised March 2002


#### Features

- · Retriggerable/Resettable Capability
- Trigger and Reset Propagation Delays Independent of  $R_{\boldsymbol{X}},\,C_{\boldsymbol{X}}$
- · Triggering from the Leading or Trailing Edge
- Q and Q Buffered Outputs Available
- Separate Resets
- . Wide Range of Output Pulse Widths
- Schmitt Trigger Input on A and B Inputs
- Retrigger Time is Independent of C<sub>X</sub>
- Fanout (Over Temperature Range)

  - Bus Driver Outputs ...... 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V
- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,
     V<sub>IL</sub>= 0.8V (Max), V<sub>IH</sub> = 2V (Min)
  - CMOS Input Compatibility,  $I_I \le 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$

CD54HC4538, CD54HCT4538

#### **Pinout**



GND 8

### Description

The 'HC4538 and 'HCT4538 are dual retriggerable/resettable monostable precision multivibrators for fixed voltage timing applications. An external resistor  $(R_X)$  and an external capacitor  $(C_X)$  control the timing and the accuracy for the circuit. Adjustment of  $R_X$  and  $C_X$  provides a wide range of output pulse widths from the Q and  $\overline{Q}$  terminals. The propagation delay from trigger input-to-output transition and the propagation delay from reset input-to-output transition are independent of  $R_X$  and  $C_X$ .

Leading-edge triggering (A) and trailing edge triggering (\$\overline{B}\$) inputs are provided for triggering from either edge of the input pulse. An unused "A" input should be tied to GND and an unused \$\overline{B}\$ should be tied to VCC. On power up the IC is reset. Unused resets and sections must be terminated. In normal operation the circuit retriggers on the application of each new trigger pulse. To operate in the non-triggerable mode \$\overline{Q}\$ is connected to \$\overline{B}\$ when leading edge triggering (A) is used or \$Q\$ is connected to A when trailing edge triggering (\$\overline{B}\$) is used. The period (\$\tau\$) can be calculated from \$\tau=(0.7)\$ R\$\_X, C\$\_X; R\$\_MIN is 5k\$\Omega\$. C\$\_MIN is 0pF.

## Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE			
CD54HC4538F	-55 to 125	16 Ld CERDIP			
CD54HC4538F3A	-55 to 125	16 Ld CERDIP			
CD74HC4538E	-55 to 125	16 Ld PDIP			
CD74HC4538M	-55 to 125	16 Ld SOIC			
CD74HC4538NSR	-55 to 125	16 Ld SOP			
CD54HCT4538F3A	-55 to 125	16 Ld CERDIP			
CD74HCT4538E	-55 to 125	16 Ld PDIP			
CD74HCT4538M	-55 to 125	16 Ld SOIC			

#### NOTES:

- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

9 2Q

# Functional Diagram



**TRUTH TABLE** 

	INPUTS		OUTPUTS				
R	Α	B	Q	Q			
L	Х	Х	L	Н			
Х	Н	Х	L	Н			
Х	Х	L	L	Н			
Н	L	<b>↓</b>	7	Т			
Н	1	Н	工	7			




FIGURE 1. FF DETAIL




FIGURE 2. LOGIC DIAGRAM (1 MONO)

#### **FUNCTIONAL TERMINAL CONNECTIONS**

		V <sub>CC</sub> TO GND T ERMINAL NUMBER TERMINAL N		_	INPUT P	ULSE TO NUMBER	OTHER CONNECTIONS		
FUNCTION	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>	MONO <sub>1</sub>	MONO <sub>2</sub>	
Leading-Edge Trigger/Retriggerable	3, 5	11, 13			4	12			
Leading-Edge Trigger/Non-Retriggerable	3	13			4	12	5-7	11-9	
Trailing-Edge Trigger/Retriggerable	3	13	4	12	5	11			
Trailing-Edge Trigger/Non-Retriggerable	3	13			5	11	4-6	12-10	

#### NOTES:

- 3. A retriggerable one-shot multivibrator has an output pulse width which is extended one full time period (T) after application of the last trigger pulse.
- 4. A non-triggerable one-shot multivibrator has a time period (T) referenced from the application of the first trigger pulse.




FIGURE 3. INPUT PULSE TRAIN

FIGURE 4. RETRIGGERABLE MODE PULSE WIDTH (A MODE) FIGURE 5. NON-RETRIGGERABLE MODE PULSE WIDTH (A MODE)

# **Absolute Maximum Ratings**

DC Supply Voltage, V <sub>CC</sub> 0.5V to 7V
DC Input Diode Current, I <sub>IK</sub>
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ ±20mA
DC Output Diode Current, I <sub>OK</sub>
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$
DC Output Source or Sink Current per Output Pin, IO
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$
DC V <sub>CC</sub> or Ground Current, I <sub>CC</sub>

#### **Thermal Information**

Package Thermal Impedance, θ <sub>JA</sub> (see Note 7):
PDIP Package
SOIC Package
SOP Package 64°C/W
Maximum Junction Temperature
Maximum Storage Temperature Range65°C to 150°C
Maximum Lead Temperature (Soldering 10s)300°C
(SOIC - Lead Tips Only)

#### **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C
Supply Voltage Range, V <sub>CC</sub> (Note 5)
HC Types2V to 6V
HCT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Times, t <sub>r</sub> , t <sub>f</sub>
Reset Input:
2V
4.5V 500ns (Max)
6V
Trigger Inputs A or B:
2V Unlimited (Max)
4.5V
6V Unlimited (Max)
External Timing Resistor, R <sub>X</sub> (Note 6) 5kΩ (Min)
External Timing Capacitor, C <sub>X</sub> (Note 6) 0 (Min)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES

- 5. Unless otherwise specified, all voltages are referenced to ground.
- 6. The maximum allowable values of  $R_X$  and  $C_X$  are a function of leakage of capacitor  $C_X$ , the leakage of the 'HC4538, and leakage due to board layout and surface resistance. Values of  $R_X$  and  $C_X$  should be chosen so that the maximum current into pin 2 or pin 14 is 30mA. Susceptibility to externally induced noise signals may occur for  $R_X > 1 M\Omega$ .
- 7. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

		TEST CONDITIONS		V <sub>CC</sub>		25°C		-40°C T	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
HC TYPES												
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V
				6	4.2	-	-	4.2	-	4.2	-	V
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V
				6	-	-	1.8	-	1.8	-	1.8	V
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
OWIGO LOAGS			-0.02	6	5.9	-	-	5.9	-	5.9	-	V
High Level Output	1		-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
1112 20003			-5.2	6	5.48	-	-	5.34	-	5.2	-	٧

### DC Electrical Specifications (Continued)

		TE: CONDI		V <sub>CC</sub>		25°C		-40°C 1	O 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
CIVIOS LOAUS			0.02	6	-	-	0.1	-	0.1	-	0.1	V
Low Level Output			-	-	-	-	-	-	-	-	-	V
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V
TTL LOads			5.2	6	-	-	0.26	-	0.33	-	0.4	V
Input Leakage Current A, B, R	l <sub>l</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА
Input Leakage Current R <sub>X</sub> C <sub>X</sub> (Note 9)			-	6	-	-	±0.05	-	±0.5	-	±0.5	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА
Active Device Current Q = High & Pins 2, 14 at V <sub>CC</sub> /4	Icc	V <sub>CC</sub> or GND	0	6	-	-	0.6	-	0.8	-	1	mA
HCT TYPES												
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage CMOS Loads	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V
High Level Output Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V
Low Level Output Voltage CMOS Loads	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	4.5	-	-	0.1	-	0.1	-	0.1	V
Low Level Output Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	٧
Input Leakage Current	lį	V <sub>CC</sub> and GND	-	5.5	-		±0.1	-	±1	-	±1	μА
Input Leakage Current R <sub>X</sub> C <sub>X</sub> (Note 9)			-	5.5	-	-	±0.05	-	±0.5	-	±0.5	μА
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	5.5	-	-	8	-	80	-	160	μА
Active Device Current Q = High & Pins 2, 14 at V <sub>CC</sub> /4	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	-	-	0.6	-	0.8	-	1	mA
Additional Quiescent Device Current Per Input Pin: 1 Unit Load	ΔI <sub>CC</sub> (Note 8)	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	100	360	-	450	-	490	μА

# NOTES:

- 8. For dual-supply systems theoretical worst case ( $V_I = 2.4V$ ,  $V_{CC} = 5.5V$ ) specification is 1.8mA.
- 9. When testing I<sub>IL</sub> the Q output must be high. If Q is low (device not triggered) the pull-up P device will be ON and the low resistance path from V<sub>DD</sub> to the test pin will cause a current far exceeding the specification.

# **HCT Input Loading Table**

INPUT	UNIT LOADS
All	0.5

NOTE: Unit Load is  $\Delta I_{CC}$  limit specified in DC Electrical Table, e.g. 360µA max at 25°C.

# **Prerequisite for Switching Specifications**

				25°C		-40	°C TO 8	5°C	-55 <sup>0</sup>	C TO 12	5°C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
HC TYPES		-		-								
Input Pulse Widths	t <sub>WH</sub> , t <sub>WL</sub>											
A, $\overline{B}$		2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
R	t <sub>WL</sub>	2	80	-	-	100	-	-	120	-	-	ns
		4.5	16	-	-	20	-	-	24	-	-	ns
		6	14	-	-	17	-	-	20	-	-	ns
Reset Recovery Time	t <sub>REC</sub>	2	5	-	-	5	-	-	5	-	-	ns
		4.5	5	-	-	5	-	-	5	-	-	ns
		6	5	-	-	5	-	-	5	-	-	ns
Retrigger Time (Figure 11)	t <sub>rr</sub>	5	-	175	-	-	-	-	-	-	-	ns
HCT TYPES												
Input Pulse Widths	t <sub>WH</sub> , t <sub>WL</sub>	4.5	40						0.4			
A, B		4.5	16	-	-	20	-	-	24	-	-	ns
R	t <sub>WL</sub>	4.5	20	-	-	25	-	-	30	-	-	ns
Reset Recovery Time	t <sub>REC</sub>	4.5	5	-	-	5	-	-	5	-	-	ns
Retrigger Time (Figure 11)	t <sub>rr</sub>	5	-	175	-	-	-	-	-	-	-	ns

Switching Specifications  $C_L$  = 50pF, Input  $t_r$ ,  $t_f$  = 6ns,  $R_X$  = 10K $\Omega$ ,  $C_X$  = 0

		TEST			25°C		-40 <sup>0</sup> 85	С ТО °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	МАХ	MIN	MAX	MIN	МАХ	UNITS
HC TYPES	•						•				•
Propagation Delay	t <sub>PLH</sub>	C <sub>L</sub> = 50pF									
A, $\overline{B}$ to Q			2	-	-	250	-	315	-	375	ns
			4.5	i	-	50	-	63	-	75	ns
		C <sub>L</sub> = 15pF	5	i	21	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	i	-	43	-	54	-	64	ns
A, $\overline{B}$ to $\overline{Q}$	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C <sub>L</sub> = 15pF	5	-	21	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	43	-	54	-	64	ns
R to Q	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C <sub>L</sub> = 15pF	5	-	21	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	43	-	54	-	64	ns
$\overline{\mathbb{R}}$ to $\overline{\mathbb{Q}}$	t <sub>PLH</sub>	C <sub>L</sub> = 50pF	2	-	-	250	-	315	-	375	ns
			4.5	-	-	50	-	63	-	75	ns
		C <sub>L</sub> = 15pF	5	-	21	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	43	-	54	-	64	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Output Pulse Width	τ	C <sub>L</sub> = 50pF	3	0.64	-	0.78	0.612	0.812	0.605	0.819	ms
$R_X = 10k, C_X = 0.1\mu F$			5	0.63	-	0.77	0.602	0.798	0.595	0.805	ms
Output Pulse Width Match, Same Package	-	-		-	±1	-	-	-	-	-	%
Power Dissipation Capacitance (Notes 10, 11)	C <sub>PD</sub>	C <sub>L</sub> = 15pF	5	-	136	-	-	-	-	-	pF
Input Capacitance	Cl	C <sub>L</sub> = 50pF	-	10	-	10	-	10	-	10	pF
HCT TYPES									•		
Propagation Delay	t <sub>PLH</sub>										
A, $\overline{B}$ to Q		C <sub>L</sub> = 50pF	4.5	-	-	55	-	69	-	83	ns
		C <sub>L</sub> = 15pF	5	-	23	-	-	-	-	-	ns
A, $\overline{B}$ to $\overline{Q}$	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	55	-	69	-	83	ns
		C <sub>L</sub> = 15pF	5	-	23	-	-	-	-	-	ns

### Switching Specifications $C_L = 50 pF$ , Input $t_f$ , $t_f = 6 ns$ , $R_X = 10 K\Omega$ , $C_X = 0$ (Continued)

		TEST			25°C			С ТО °С		C TO 5°C	
PARAMETER	SYMBOL	CONDITIONS	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
R to Q	t <sub>PHL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	40	-	50	-	60	ns
		C <sub>L</sub> = 15pF	5	-	17	-	-	-	-	-	ns
$\overline{R}$ to $\overline{Q}$	t <sub>PLH</sub>	C <sub>L</sub> = 50pF	4.5	-	-	50	-	63	-	75	ns
		C <sub>L</sub> = 15pF	5	-	21	-	-	-	-	-	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	4.5	-	-	15	-	19	-	22	ns
Output Pulse Width $R_X = 10k$ , $C_X = 0.1\mu F$	τ	C <sub>L</sub> = 50pF	5	0.63	-	0.77	0.602	0.798	0.595	0.805	ms
Output Pulse Width Match, Same Package	-	-	-	1	±1	-	-	-	-	-	%
Power Dissipation Capacitance (Notes 10, 11)	C <sub>PD</sub>	C <sub>L</sub> = 15pF	5	-	134	-	-	-	-	-	pF
Input Capacitance	Cl	C <sub>L</sub> = 50pF	-	10	-	10	-	10	-	10	pF

#### NOTES:

- 10.  $C_{\mbox{\scriptsize PD}}$  is used to determine the dynamic power consumption, per one shot.
- 11.  $P_D = (C_{PD} + C_X) \ V_{CC}^2 \ f_i \ \Sigma (C_L \ V_{CC}^2 \ f_O)$  where  $f_i$  = input frequency,  $f_O$  = output frequency,  $C_L$  = output load capacitance,  $C_X$  = external capacitance  $V_{CC}$  = supply voltage assuming  $f_i \ll \frac{I}{\tau}$

### Test Circuits and Waveforms




FIGURE 6. HC AND HCU TRANSITION TIMES AND PROPAGA-TION DELAY TIMES, COMBINATION LOGIC




FIGURE 7. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC

# **Typical Performance Curves**




FIGURE 8. K FACTOR vs DC SUPPLY VOLTAGE ( $V_{CC}$ ) - V




FIGURE 10. K FACTOR vs CX




FIGURE 9. K FACTOR vs DC SUPPLY VOLTAGE (V<sub>CC</sub>) - V





FIGURE 11. MINIMUM RETRIGGER TIME vs TIMING CAPACITANCE

#### Power-Down Mode

During a rapid power-down condition, as would occur with a power-supply short circuit with a poorly filtered power supply, the energy stored in  $C_X$  could discharge into Pin 2 or 14. To aviod possible device damage in this mode, when  $C_X$  is  $\geq 0.5\mu F$ , a protection diode with a 1 ampere or higher rating (1N5395 or equivalent) and a separate ground return for  $C_X$  should be provided as shown in Figure 12.

An alternate protection method is shown in Figure 13, where a  $51\Omega$  current-limiting resistor is inserted in series with  $C_X.$  Note that a small pulse width decrease will occur however, and  $R_X$  must be appropriately increased to obtain the originally desired pulse width.



V<sub>CC</sub>

R<sub>X</sub>

2(14)

51Ω

C<sub>X</sub>

≥0.5μF

1(15)

8

FIGURE 12. RAPID POWER-DOWN PROTECTION CIRCUIT

FIGURE 13. ALTERNATE RAPID POWER-DOWN PROTECTION CIRCUIT

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated