

August 1990 Revised May 2001

## 74FR245

## **Octal Bidirectional Transceiver with 3-STATE Outputs**

## **General Description**

The 74FR245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 64 mA on both the A and B Ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a High Z condition.

#### **Features**


- Non-inverting buffers
- Bidirectional data path
- A and B output sink capability of 64 mA, source capability of 15 mA
- Guaranteed pin-to-pin skew

## **Ordering Code:**


Order Number	Package Number	Package Description
74FR245SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74FR245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74FR245PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Logic Symbol**



## **Connection Diagram**



## **Pin Descriptions**


Pin Names	Description				
ŌĒ	Output Enable Input (Active-LOW)				
T/R	Transmit/Receive Input				
A <sub>0</sub> -A <sub>7</sub>	Side A Inputs or 3-STATE Outputs				
B <sub>0</sub> -B <sub>7</sub>	Side B Inputs or 3-STATE Outputs				

#### **Truth Table**

Inputs		Outnut				
OE	T/R	Output				
L	L	Bus B Data to Bus A				
L	Н	Bus A Data to Bus B				
Н	Χ	High Z State				

H = HIGH Voltage Level L = LOW Voltage Level

# **Logic Diagram**



## **Absolute Maximum Ratings**(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{3-STATE Output} & -0.5 \text{V to +5.5 V} \end{array}$ 

Current Applied to Output

in LOW State (Max) twice the rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

# Recommended Operating Conditions

Free Air Ambient Temperature  $0^{\circ}$ C to  $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH Voltage	2.4			V	Min	$I_{OH} = -3 \text{ mA } (A_n, B_n)$	
		2.0			V	Min	$I_{OH} = -15 \text{ mA } (A_n, B_n)$	
/ <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	$I_{OL} = 64 \text{ mA } (A_n, B_n)$	
IH	Input HIGH Current			5	μΑ	Max	$V_{IN} = 2.7V (\overline{OE}, T/\overline{R})$	
I <sub>BVI</sub>	Input HIGH Current			_				
	Breakdown Test			7	μА	Max	$V_{IN} = 7.0V (\overline{OE}, T/\overline{R})$	
BVIT	Input HIGH Current			100	μА	Max	$V_{IN} = 5.5V (A_n, B_n)$	
	Breakdown Test (I/O)			100	μА	IVIAX	$v_{IN} = 3.3 v (A_n, B_n)$	
IL	Input LOW Current			-250	μА	Max	$V_{IN} = 0.5V (\overline{OE}, T/\overline{R})$	
/ <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu\text{A}$	
							All Other Pins Grounded	
I <sub>OD</sub>	Output Circuit			3.75	μA 0.0		V <sub>IOD</sub> = 150 mV	
	Leakage Current			3.75	μА	0.0	All Other Pins Grounded	
<sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			25	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$	
<sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current			-150	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$	
os	Output Short-Circuit Current	-100		-225	mA	Max	$V_{OUT} = 0.0V (A_n, B_n)$	
CEX	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$	
ZZ	Bus Drainage Test			100	μΑ	0.0	$V_{OUT} = 5.25V (A_n, B_n)$	
ССН	Power Supply Current		55	75	mA	Max	All Outputs HIGH	
CCL	Power Supply Current		75	110	mA	Max	All Outputs LOW	
CCZ	Power Supply Current		55	75	mA	Max	Outputs 3-STATE	
C <sub>IN</sub>	Input Capacitance		8.0		pF	5.0	OE, T/R	
			17.0		pF	5.0	A <sub>n</sub> , B <sub>n</sub>	

## **AC Electrical Characteristics**

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.0	2.6	3.9	1.0	3.9	ns
t <sub>PHL</sub>	$A_n$ to $B_n$ or $B_n$ to $A_n$	1.0	1.7	3.9	1.0	3.9	113
t <sub>PZH</sub>	Output Enable Time	2.5	5.0	7.0	2.5	7.0	ns
t <sub>PZL</sub>		2.5	4.3	7.0	2.5	7.0	115
t <sub>PHZ</sub>	Output Disable Time	1.7	3.7	6.5	1.7	6.5	ns
t <sub>PLZ</sub>		1.7	3.6	6.5	1.7	6.5	115


## **Extended AC Characteristics**

Symbol	Parameter	V <sub>CC</sub> = C <sub>L</sub> = Eight Outpu	to +70°C - +5.0V 50 pF its Switching ite 3)	$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0$ V $C_L = 250$ pF (Note 4)		Units
		Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.0	5.9	2.5	7.5	ns
t <sub>PHL</sub>	$A_n$ to $B_n$ or $B_n$ to $A_n$	1.0	5.9	2.5	7.5	113
t <sub>PZH</sub>	Output Enable Time	2.5	11.9			ns
t <sub>PZL</sub>		2.5	11.9			ns
t <sub>PHZ</sub>	Output Disable Time	1.3	6.5			ns
t <sub>PLZ</sub>		1.3	6.5			115
toshl	Pin to Pin Skew	1.7				
(Note 5)	for HL Transitions					ns
t <sub>OSLH</sub>	Pin to Pin Skew		1.0			20
(Note 5)	for LH Transitions		1.0			ns
t <sub>OST</sub>	Pin to Pin Skew	3.3				ns
(Note 5)	for HL/LH Transitions					


Note 3: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.


Note 4: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 5: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t<sub>OSHL</sub>), LOW-to-HIGH (t<sub>OSLH</sub>), or HIGH-to-LOW and/or LOW-to-HIGH (t<sub>OST</sub>). Specifications guaranteed with all outputs switching in phase.



20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B





20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com