

INITIAL RELEASE Final Electrical Specifications

LTC6900


FEATURES

- One External Resistor Sets the Frequency
- 1kHz to 20MHz Frequency Range
- 500µA Typical Supply Current, V_S = 3V, 3MHz
- Frequency Error $\leq 1.5\%$ Max 5kHz to 10MHz (T_A = 25°C)
- Frequency Error ≤2% Max 5kHz to 10MHz (T_A = 0°C to 70°C)
- ±40ppm/°C Temperature Stability
- 0.04%/V Supply Stability
- 50% ±1% Duty Cycle 1kHz to 2MHz
- 50% ±5% Duty Cycle 2MHz to 10MHz
- Fast Start-Up Time: <1.5ms
- 100Ω CMOS Output Driver
- Operates from a Single 2.7V to 5.5V Supply
- Low Profile (1mm) ThinSOTTM Package

APPLICATIONS

- Portable and Battery-Powered Equipment
- PDAs
- Cell Phones
- Low Cost Precision Oscillator
- Charge Pump Driver
- Switching Power Supply Clock Reference
- Clocking Switched Capacitor Filters
- Fixed Crystal Oscillator Replacement
- Ceramic Oscillator Replacement

TYPICAL APPLICATION



Low Power, 1kHz to 20MHz Resistor Set SOT-23 Oscillator

DESCRIPTION


January 2002

The LTC[®]6900 is a precision, low power oscillator that is easy to use and occupies very little PC board space. The oscillator frequency is programmed by a single external resistor (R_{SET}). The LTC6900 has been designed for high accuracy operation (\leq 1.5% frequency error) without the need for external trim components.

The LTC6900 operates with a single 2.7V to 5.5V power supply and provides a rail-to-rail, 50% duty cycle square wave output. The CMOS output driver ensures fast rise/fall times and rail-to-rail switching. The frequency-setting resistor can vary from $10k\Omega$ to $2M\Omega$ to select a master oscillator frequency between 100kHz and 20MHz (5V supply). The three-state DIV input determines whether the master clock is divided by 1, 10 or 100 before driving the output, providing three frequency ranges spanning 1kHz to 20MHz (5V supply). The LTC6900 features a proprietary feedback loop that linearizes the relationship between R_{SET} and frequency, eliminating the need for tables to calculate frequency. The oscillator can be easily programmed using the simple formula outlined below:

$$f_{OSC} = 10MHz \bullet \left(\frac{20k}{N \bullet R_{SET}}\right), N = \begin{cases} 100, DIV Pin = V^+\\ 10, DIV Pin = Open\\ 1, DIV Pin = GND \end{cases}$$

, LTC and LT are registered trademarks of Linear Technology Corporation. ThinSOT is a trademark of Linear Technology Corporation.



R_{SET} vs Desired Output Frequency




Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage (V ⁺) to GND	
DIV to GND	· · · · · · · · · · · · · · · · · · ·
SET to GND	0.3V to (V ⁺ + 0.3V)
Operating Temperature Range	
LTC6900C	0°C to 70°C
LTC6900I	−40°C to 85°C
Storage Temperature Range	–65°C to 150°C
Lead Temperature (Soldering, 7	10 sec) 300°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 2.7V to 5.5V, R_L=5k, C_L = 5pF, unless otherwise noted. All voltages are with respect to GND.

SYMBOL	PARAMETER	CONDITIONS				MIN	ТҮР	MAX	UNITS
Δf	Frequency Accuracy (Notes 2, 3)	V ⁺ = 5V	$\begin{array}{l} 5kHz \leq f \leq 10MHz\\ 5kHz \leq f \leq 10MHz, LT\\ 5kHz \leq f \leq 10MHz, LT\\ 1kHz \leq f \leq 5kHz\\ 10MHz \leq f \leq 20MHz \end{array}$		•		±0.5 ±2 ±2	±1.5 ±2.0 ±2.5	% % % %
		V ⁺ = 3V	$\begin{array}{l} 5kHz \leq f \leq 10MHz\\ 5kHz \leq f \leq 10MHz, \ L^{2}\\ 5kHz \leq f \leq 10MHz, \ L^{2}\\ 1kHz \leq f \leq 5kHz \end{array}$		•		±0.5 ±2	±1.5 ±2.0 ±2.5	% % %
R _{SET}	Frequency-Setting Resistor Range	∆f < 1.5%	$ \Delta f < 1.5\%$ V ⁺ = 5V V ⁺ = 3V		20 20		400 400	kΩ kΩ	
$\Delta f/\Delta T$	Freq Drift Over Temp (Note 3)	R _{SET} = 63.2k			•		±0.004		%/°C
$\Delta f/\Delta V$	Freq Drift Over Supply (Note 3)	V ⁺ = 3V to 5V, R _{SET} = 63.2k			•		0.04	0.1	%/V
	Timing Jitter (Note 4)	$\begin{array}{l} \mbox{Pin 4 = V^+, 20k \le R_{SET} \le 400k} \\ \mbox{Pin 4 = Open, 20k \le R_{SET} \le 400k} \\ \mbox{Pin 4 = 0V, 20k \le R_{SET} \le 400k} \end{array}$			0.1 0.2 0.6		% % %		
	Long-Term Stability of Output Frequency						300		ppm/√kHr
	Duty Cycle (Note 7)	Pin 4 = V ⁺ or Open (DIV Either by 100 or 10) Pin 4 = 0V (DIV by 1), $R_{SET} = 20k$ to 400k		•	49 45	50 50	51 55	%	
V+	Operating Supply Range				•	2.7		5.5	V
I _S	I _S Power Supply Current	R _{SET} = 400k, Pi	n 4 = V ⁺ , R _L = ∞	V ⁺ = 5V V ⁺ = 3V	•		0.32 0.29	0.42 0.38	mA mA
		R _{SET} = 20k, Pin	$4 = 0V, R_L = \infty$	V ⁺ = 5V V ⁺ = 3V	•		0.92 0.68	1.20 0.86	mA mA
V _{IH}	High Level DIV Input Voltage					V ⁺ - 0.4			V
V _{IL}	Low Level DIV Input Voltage							0.5	V
I _{DIV}	DIV Input Current (Note 5)	Pin 4 = V ⁺ Pin 4 = 0V		V ⁺ = 5V V ⁺ = 5V	•	-4	2 -2	4	μΑ μΑ

6900i



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V⁺ = 2.7V to 5.5V, R_L=5k, C_L = 5pF, Pin 4 = V⁺ unless otherwise noted. All voltages are with respect to GND.

SYMBOL	PARAMETER	CONDITIONS			MIN	ТҮР	MAX	UNITS
V _{OH}	High Level Output Voltage (Note 5)	V ⁺ = 5V	$I_{OH} = -1 \text{mA}$ $I_{OH} = -4 \text{mA}$	•	4.8 4.5	4.95 4.8		V V
		V+ = 3V	$I_{OH} = -1mA$ $I_{OH} = -4mA$	•	2.7 2.2	2.9 2.6		V V
V _{OL}	Low Level Output Voltage (Note 5)	V+ = 5V	$I_{OL} = 1mA$ $I_{OL} = 4mA$	•		0.05 0.2	0.15 0.4	V V
		V+ = 3V	$I_{OL} = 1mA$ $I_{OL} = 4mA$	•		0.1 0.4	0.3 0.7	V V
t _r	OUT Rise Time (Note 6)	V+ = 5V	Pin 4 = V ⁺ or Floating, $R_L = \infty$ Pin 4 = 0V, $R_L = \infty$			14 7		ns ns
		V ⁺ = 3V	Pin 4 = V ⁺ or Floating, $R_L = \infty$ Pin 4 = 0V, $R_L = \infty$			19 11		ns ns
t _f	OUT Fall Time (Note 6)	V+ = 5V	Pin 4 = V ⁺ or Floating, $R_L = \infty$ Pin 4 = 0V, $R_L = \infty$			13 6		ns ns
		V+ = 3V	Pin 4 = V ⁺ or Floating, $R_L = \infty$ Pin 4 = 0V, $R_L = \infty$			19 10		ns ns

Note 1: Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

Note 2: Frequencies near 100kHz and 1MHz may be generated using two different values of R_{SET} (see the Table 1 in the Applications Information section). For these frequencies, the error is specified under the following assumption: $20k < R_{SET} \le 200k$.

Note 3: Frequency accuracy is defined as the deviation from the f_{OSC} equation.

Note 4: Jitter is the ratio of the peak-to-peak distribution of the period to the mean of the period. This specification is based on characterization and is not 100% tested.

Note 5: To conform with the Logic IC Standard convention, current out of a pin is arbitrarily given as a negative value.

Note 6: Output rise and fall times are measured between the 10% and 90% power supply levels. These specifications are based on characterization.

Note 7: Guaranteed by 5V test.

PIN FUNCTIONS

V⁺ (**Pin 1**): Voltage Supply ($2.7V \le V^+ \le 5.5V$). This supply must be kept free from noise and ripple. It should be bypassed directly to a ground plane with a 0.1μ F capacitor.


GND (Pin 2): Ground. Should be tied to a ground plane for best performance.

SET (Pin 3): Frequency-Setting Resistor Input. The value of the resistor connected between this pin and V⁺ determines the oscillator frequency. The voltage on this pin is held by the LTC6900 to approximately 1.1V below the V⁺ voltage. For best performance, use a precision metal film resistor with a value between $10k\Omega$ and $2M\Omega$ and limit the capacitance on this pin to less than 10pF.

DIV (Pin 4): Divider-Setting Input. This three-state input selects among three divider settings, determining the value of N in the frequency equation. Pin 4 should be tied to GND for the \div 1 setting, the highest frequency range.

Floating Pin 4 divides the master oscillator by 10. Pin 4 should be tied to V⁺ for the \div 100 setting, the lowest frequency range. To detect a floating DIV pin, the LTC6900 attempts to pull the pin toward midsupply. Therefore, driving the DIV pin high requires sourcing approximately 2µA. Likewise, driving DIV low requires sinking 2µA. When Pin 4 is floated, it should be bypassed by a 1nF capacitor to ground or it should be surrounded by a ground shield to prevent excessive coupling from other PCB traces.

OUT (Pin 5): Oscillator Output. This pin can drive $5k\Omega$ and/or 10pF loads. Larger loads may cause inaccuracies due to supply bounce at high frequencies. Voltage transients above or below the LTC6900 power supplies will not cause latchup if the current into/out of the OUT pin is limited to 50mA.



BLOCK DIAGRAM



THEORY OF OPERATION

As shown in the Block Diagram, the LTC6900's master oscillator is controlled by the ratio of the voltage between the V⁺ and SET pins and the current entering the SET pin (I_{RES}). The voltage on the SET pin is forced to approximately 1.1V below V⁺ by the PMOS transistor and its gate bias voltage. This voltage is accurate to $\pm 7\%$ at a particular input current and supply voltage (see Figure 1).

A resistor R_{SET}, connected between the V⁺ and SET pins, "locks together" the voltage (V⁺ – V_{SET}) and current, I_{RES}, variation. This provides the LTC6900's high precision. The master oscillation frequency reduces to:

$$f_{\rm MO} = 10 {\rm MHz} \cdot \left(\frac{20 {\rm k} \Omega}{{\rm R}_{\rm SET}} \right)$$

The LTC6900 is optimized for use with resistors between 10k and 2M, corresponding to master oscillator frequencies between 100kHz and 20MHz.

To extend the output frequency range, the master oscillator signal may be divided by 1, 10 or 100 before driving OUT (Pin 5). The divide-by value is determined by the state of the DIV input (Pin 4). Tie DIV to GND or drive it below 0.5V to select \div 1. This is the highest frequency range, with the master output frequency passed directly to OUT. The DIV pin may be floated or driven to midsupply to select \div 10, the intermediate frequency range. The lowest frequency range, \div 100, is selected by tying DIV to V⁺ or driving it to within 0.4V of V⁺. Figure 2 shows the relationship between R_{SET}, divider setting and output frequency, including the overlapping frequency ranges near 100kHz and 1MHz.

The CMOS output driver has an on resistance that is typically less than 100Ω . In the $\div 1$ (high frequency) mode, the rise and fall times are typically 7ns with a 5V supply and 11ns with a 3V supply. These times maintain a clean square wave at 10MHz (20MHz at 5V supply). In the $\div 10$ and $\div 100$ modes, where the output frequency is much lower, slew rate control circuitry in the output driver increases the rise/fall times to typically 14ns for a 5V supply and 19ns for a 3V supply. The reduced slew rate lowers EMI (electromagnetic interference) and supply bounce.




Figure 1. V⁺ – V_{SET} Variation with I_{RES}




Figure 2. $R_{\mbox{\scriptsize SET}}$ vs Desired Output Frequency

APPLICATIONS INFORMATION

SELECTING THE DIVIDER SETTING AND RESISTOR

The LTC6900's master oscillator has a frequency range spanning 0.1MHz to 20MHz. However, accuracy may suffer if the master oscillator is operated at greater than 10MHz with a supply voltage lower than 4V. A programmable divider extends the frequency range to greater than three decades. Table 1 describes the recommended frequencies for each divider setting. Note that the ranges overlap; at some frequencies there are two divider/resistor combinations that result in the desired frequency.

In general, any given oscillator frequency (f_{OSC}) should be obtained using the lowest master oscillator frequency. Lower master oscillator frequencies use less power and are more accurate. For instance, $f_{OSC} = 100$ kHz can be obtained by either $R_{SET} = 20$ k, N = 100, master oscillator = 10MHz or $R_{SET} = 200$ k, N = 10, master oscillator = 1MHz. The $R_{SET} = 200$ k is preferred for lower power and better accuracy.

Table 1	. Frequency	Range vs	Divider	Setting
---------	-------------	----------	---------	---------

DIVIDER SETTING			FREQUENCY RANGE				
÷1	\Rightarrow	DIV (Pin 4) = GND	>500kHz*				
÷10	\Rightarrow	DIV (Pin 4) = Floating	50kHz to 1MHz				
÷100	\Rightarrow	DIV (Pin 4) = V ⁺	< 100kHz				

^{*}At master oscillator frequencies greater than 10MHz ($R_{SET} < 20k\Omega$), the LTC6900 may suffer reduced accuracy with a supply voltage less than 4V.

After choosing the proper divider setting, determine the correct frequency-setting resistor. Because of the linear correspondence between oscillation period and resistance, a simple equation relates resistance with frequency.

$$R_{SET} = 20k \bullet \left(\frac{10MHz}{N \bullet f_{OSC}}\right), N = \begin{cases} 100\\ 10\\ 1 \end{cases}$$


 $(R_{SETMIN} = 10k, R_{SETMAX} = 2M)$

Any resistor, R_{SET} tolerance adds to the inaccuracy of the oscillator, f_{OSC}

ALTERNATIVE METHODS OF SETTING THE OUTPUT FREQUENCY OF THE LTC6900

The oscillator may be programmed by any method that sources a current into the SET pin (Pin 3). The circuit in Figure 3 sets the oscillator frequency using a programmable current source and in the expression for f_{OSC} , the resistor R_{SET} is replaced by the ratio of $1.1V/I_{CONTROL}$. As already explained in the "Theory of Operation," the voltage difference between V⁺ and SET is approximately 1.1V, therefore, the Figure 3 circuit is less accurate than if a resistor controls the oscillator frequency.

Figure 4 shows the LTC6900 configured as a VCO. A voltage source is connected in series with an external 20k resistor. The output frequency, f_{OSC} , will vary with $V_{CONTROL}$, that is the voltage source connected between V⁺ and the SET pin. Again, this circuit decouples the relationship between the input current and the voltage between V⁺ and SET; the frequency accuracy will be degraded. The oscillator frequency, however, will monotonically increase with decreasing $V_{CONTROL}$.








Figure 4. Voltage Controlled Oscillator



APPLICATIONS INFORMATION

POWER SUPPLY REJECTION

Low Frequency Supply Rejection (Voltage Coefficient)

Figure 5 shows the output frequency sensitivity to power supply voltage at several different temperatures. The LTC6900 has a conservative guaranteed voltage coefficient of 0.1%/V but, as Figure 5 shows, the typical supply sensitivity is lower.




Figure 5. Supply Sensitivity

High Frequency Power Supply Rejection

The accuracy of the LTC6900 may be affected when its power supply generates significant noise with frequency contents in the vicinity of the programmed value of f_{OSC} . If a switching power supply is used to power the LTC6900, and if the ripple of the power supply is more than a few tens of millivolts, make sure the switching frequency and its harmonics are not related to the output frequency of the LTC6900. Otherwise, the oscillator may show additional frequency error.

If the LTC6900 is powered by a switching regulator and the switching frequency or its harmonics coincide with the output frequency of the LTC6900, the jitter of the oscillator output may be affected. This phenomenon will become noticeable if the switching regulator exhibits ripples beyond 30mV.

START-UP TIME

The start-up time and settling time to within 1% of the final value can be estimated by $t_{START} \cong R_{SET}(3.7\mu s/k\Omega) + 10\mu s$. Note the start-up time depends on R_{SET} and it is independent from the setting of the divider pin. For instance with $R_{SET} = 100k$, the LTC6900 will settle with 1% of its 200kHz final value (N = 10) in approximately 380\mu s. Figure 6 shows start-up times for various R_{SET} resistors.

Figure 7 shows an application where a second set resistor R_{SET2} is connected in parallel with set resistor R_{SET1} via switch S1. When switch S1 is open, the output frequency of the LTC6900 depends on the value of the resistor R_{SET1} . When switch S1 is closed, the output frequency of the LTC6900 depends on the value of the parallel combination of R_{SET1} and R_{SET2} .

The start-up time and settling time of the LTC6900 with switch S1 open (or closed) is described by t_{START} shown above. Once the LTC6900 starts and settles, and switch S1 closes (or opens), the LTC6900 will settle to its new output frequency within approximately 70µs.





Figure 6. Start-Up Time






APPLICATIONS INFORMATION

Jitter

The typical jitter is listed in the Electrical Characteristics . These specifications assume that the capacitance on SET (Pin 3) is limited to less than 10pF, as suggested in the Pin Functions description. If this requirement is not met, the jitter will increase. For more information, contact Linear Technology Applications group.

PACKAGE DESCRIPTION



S5 Package

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTC1799	1kHz to 30MHz ThinSOT Oscillator	Identical Pinout, Higher Frequency Operation



LT/TP 0102 1.5K • PRINTED IN USA