## MC68HC11P2 MC68HC711P2

TECHNICAL DATA





1	INTRODUCTION
2	PIN DESCRIPTIONS
3	OPERATING MODES AND ON-CHIP MEMORY
4	PARALLEL INPUT/OUTPUT
5	SERIAL COMMUNICATIONS INTERFACE
6	MOTOROLA INTERCONNECT BUS (MI BUS)
7	SERIAL PERIPHERAL INTERFACE
8	TIMING SYSTEM
9	ANALOG-TO-DIGITAL CONVERTER
10	RESETS AND INTERRUPTS
11	CPU CORE AND INSTRUCTION SET
12	ELECTRICAL SPECIFICATIONS (STANDARD)
13	MECHANICAL DATA
14	ORDERING INFORMATION
15	DEVELOPMENT SUPPORT

- 1 INTRODUCTION
- OPERATING MODES AND ON-CHIP MEMORY
- 4. PARALLEL INPUT/OUTPUT

**PIN DESCRIPTIONS** 

- 5 SERIAL COMMUNICATIONS INTERFACE
- 6 MOTOROLA INTERCONNECT BUS (MI BUS)
- SERIAL PERIPHERAL INTERFACE
- TIMING SYSTEM
- 9 ANALOG-TO-DIGITAL CONVERTER
- 10 RESETS AND INTERRUPTS
- CPU CORE AND INSTRUCTION SET
- 12 ELECTRICAL SPECIFICATIONS (STANDARD)
- 13 MECHANICAL DATA
- 14 ORDERING INFORMATION
- 15 DEVELOPMENT SUPPORT

## MC68HC11P2 MC68HC711P2

## High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit

All Trade Marks recognized. This document contains information on new products. Specifications and information herein are subject to change without notice.

All products are sold on Motorola's Terms & Conditions of Supply. In ordering a product covered by this document the Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part of a contract (with the exception of the contents of this Notice). A copy of Motorola's Terms & Conditions of Supply is available on request.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Antorola and Antorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

The Customer should ensure that it has the most up to date version of the document by contacting its local Motorola office. This document supersedes any earlier documentation relating to the products referred to herein. The information contained in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.

© MOTOROLA LTD., 1997 μP-ekb

# Cut along this line to remove

#### **CUSTOMER FEEDBACK QUESTIONNAIRE (MC68HC11P2)**


Motorola wishes to continue to improve the quality of its documentation. We would welcome your feedback on the publication you have just received. Having used the document, please complete this card (or a photocopy of it, if you prefer).

1.	How would you rate the quality of the document? Check	one box in each category.
	Excellent Poor	Excellent Poor
	Organization	Tables
	Readability	Table of contents
	Understandability	Index
	Accuracy	Page size/binding
	Illustrations	Overall impression
	Comments:	
2.	What is your intended use for this document? If more that	n one option applies, please rank them (1, 2, 3).
	Selection of device for new application	Other Please specify:
	System design	
	Training purposes	
	How well does this manual enable you to perform the tas	sk(s) outlined in question 2?
	Completely Not at all	Comments:
	How easy is it to find the information you are looking for	
	Easy Difficult	Comments:
j.	Is the level of technical detail in the following sections su	fficient to allow you to understand how the device functions?
<i>.</i> .	to the level of teermoor detail in the lenewing decide of	Too little detail Too much detail
	1 INTRODUCTION	
	2 PIN DESCRIPTIONS	
	3 OPERATING MODES AND ON-CHIP MEMORY	
	4 PARALLEL INPUT/OUTPUT	
	5 SERIAL COMMUNICATIONS INTERFACE	
	6 MOTOROLA INTERCONNECT BUS (MI BUS)	
	7 SERIAL PERIPHERAL INTERFACE	
	8 TIMING SYSTEM	
	9 ANALOG-TO-DIGITAL CONVERTER	
	10 RESETS AND INTERRUPTS	
	11 CPU CORE AND INSTRUCTION SET	
	12 ELECTRICAL SPECIFICATIONS (STANDARD)	
	<ul><li>12 ELECTRICAL SPECIFICATIONS (STANDARD)</li><li>13 MECHANICAL DATA</li></ul>	
	13 MECHANICAL DATA	
	13 MECHANICAL DATA 14 ORDERING INFORMATION	
5.	<ul><li>13 MECHANICAL DATA</li><li>14 ORDERING INFORMATION</li><li>15 DEVELOPMENT SUPPORT</li></ul>	

– First fold back along this line –

8.	How could we improve this document?	
9.	How would you rate Motorola's documentation?	
	Excellent Poor	
	- In general	
	- Against other semiconductor suppliers	
10.	Which semiconductor manufacturer provides the best technical documentation?	
11.	Which company (in any field) provides the best technical documentation?	
12.	How many years have you worked with microprocessors?	
	Less than 1 year 1–3 years 3–5 years More than 5 years	
	– Second fold back along this line –	





## REPONSE PAYEE GRANDE-BRETAGNE

Motorola Ltd., Colvilles Road, Kelvin Industrial Estate, EAST KILBRIDE, G75 8BR. GREAT BRITAIN.

MOTOROLA LTD.

Semiconductor Products Sector

F.A.O. Technical Publications Manager (re: MC68HC11P2/D)

		- Third fold back along this line -	
13.	•	is some discussion in the semiconductor industry regarding a move towards providing data sheets in electrons and opinion on this subject, please comment.	onio
14.	We would be g	rateful if you would supply the following information (at your discretion), or attach your card.	
	Name:	Phone No:	
	Position:	FAX No:	
	Department:		
	Company:		
	Address:		
	Thank you for I	helping us improve our documentation	

Graham Livey, Technical Publications Manager, Motorola Ltd., Scotland.

## **TABLE OF CONTENTS**

Paragraph Jumber Title	Page Number
1 INTRODUCTION	
1.1 Features	1-1
2 PIN DESCRIPTIONS	
2.1       VDD and VSS         2.2       RESET         2.3       Crystal driver and external clock input (XTAL, EXTAL)         2.4       E clock output (E)         2.5       Phase-locked loop (XFC, VDDSYN)         2.5.1       Synchronization of PLL with subsystems         2.5.2       Changing the PLL frequency         2.5.3       PLL registers         2.5.3.1       PLLCR — PLL control register         2.5.3.2       SYNR — Synthesizer program register         2.6       Interrupt request (IRQ)         2.7       Nonmaskable interrupt (XIRQ/VPPE)         2.8       MODA and MODB (MODA/LIR and MODB/VSTBY)         2.9       VRH and VRL         2.10       PG7/R/W         2.11       Port signals         2.11.1       Port A         2.11.2       Port B         2.11.3       Port C         2.11.4       Port D         2.11.5       Port E         2.11.7       Port G	

## 3 OPERATING MODES AND ON-CHIP MEMORY

3.1	Operating modes	3-1
3.1.1	Single chip operating mode	3-1
3.1.2	Expanded operating mode	3-1
3.1.3	Special test mode	3-2
3.1.4	Special bootstrap mode	
3.2	On-chip memory	3-3
3.2.1	Mapping allocations	3-3
3.2.1.1	RAM	3-4
3.2.1.2	ROM and EPROM	3-5
3.2.1.3	Bootloader ROM	3-5
3.2.2	Registers	3-5
3.3	System initialization	3-10
3.3.1	Mode selection	
3.3.1.1	HPRIO — Highest priority I-bit interrupt & misc. register	
3.3.2	Initialization	3-12
3.3.2.1	CONFIG — System configuration register	
3.3.2.2		
3.3.2.3	11 3	
3.3.2.4	3	
3.3.2.5		
3.3.2.6		
3.3.2.7	3	
3.4	EPROM, EEPROM and CONFIG register	
3.4.1	EPROM	
3.4.1.1	EPROG — EPROM programming control register	
3.4.1.2	, 5	
3.4.2	EEPROM	
3.4.2.1	PPROG — EEPROM programming control register	
3.4.2.2		
3.4.2.3		
3.4.2.4	- · · · · · · · · · · · · · · · · · · ·	
3.4.3	CONFIG register programming	
3.4.4	RAM and EEPROM security	3-27
	4	
	PARALLEL INPUT/OUTPUT	
4.1	Port A	4-2
4.1.1	PORTA — Port A data register	4-2
4.1.2	DDRA — Data direction register for port A	4-2
4.2	Port B	4-3
4.2.1	PORTB — Port B data register	4-3

Paragrap	า	Page
Number	Title	Numbe
4.2.2	DDRB — Data direction register for port B	4-3
4.3	Port C	4-4
4.3.1	PORTC — Port C data register	4-4
4.3.2	DDRC — Data direction register for port C	
4.4	Port D	4-5
4.4.1	PORTD — Port D data register	4-5
4.4.2	DDRD — Data direction register for port D	4-5
4.5	Port E	
4.5.1	PORTE — Port E data register	
4.6	Port F	
4.6.1	PORTF — Port F data register	
4.6.2	DDRF — Data direction register for port F	4-7
4.7	Port G	
4.7.1	PORTG — Port G data register	
4.7.2	DDRG — Data direction register for port G	
4.8	Port H	
4.8.1	PORTH — Port H data register	
4.8.2	DDRH — Data direction register for port H	
4.9	Internal pull-up/pull-down resistors	
4.9.1	PPAR — Port pull-up assignment register	
4.10	System configuration	
4.10.1	OPT2 — System configuration options register 2	
4.10.2	CONFIG — System configuration register	4-12
	<u>_</u>	
	5 SERIAL COMMUNICATIONS INTERFACE	
5.1	Data format	5-2
5.2	Transmit operation	5-2
5.3	Receive operation	5-2
5.4	Wakeup feature	5-4
5.4.1	Idle-line wakeup	
5.4.2	Address-mark wakeup	
5.5	SCI error detection	5-5
5.6	SCI registers	
5.6.1	SCBDH, SCBDL — SCI baud rate control registers	
5.6.2	SCCR1 — SCI control register 1	
5.6.3	SCCR2 — SCI control register 2	
5.6.4	SCSR1 — SCI status register 1	
5.6.5	SCSR2 — SCI status register 2	
5.6.6	SCDRH, SCDRL — SCI data high/low registers	
5.7	Status flags and interrupts	
5.7.1	Receiver flags	
5.8	Additional SCI subsystems	
5.8.1	SCI2	5-15

Paragraph Number	n <b>Title</b>	Page Number
5.8.1.1 5.8.1.2 5.8.1.3 5.8.1.4 5.8.1.5 5.8.1.6 5.8.2 5.8.2.1 5.8.2.2	S2CR1 — SCI2 control register 1	5-15 5-15 5-16 5-16 5-16 5-17
5.8.2.3 5.8.2.4	S3SR1 — SCI3 status register 1	5-17
5.8.2.5		
	6 MOTOROLA INTERCONNECT BUS (MI BUS)	
6.1 6.1.1 6.1.2 6.2	Push-pull sequence The push field The pull field Biphase coding	6-2 6-3
6.3 6.3.1 6.3.2 6.4	Message validation  Controller detected errors  MCU detected errors  Interfacing to MI BUS	6-4 6-4
6.5 6.6 6.6.1 6.6.2	MI BUS clock rate  SCI/MI BUS2 registers  INIT2 — EEPROM mapping and MI BUS delay register	6-8 6-8
6.6.3 6.6.4 6.6.5 6.6.6	S2CR1 — MI BUS2 control register 1	6-10 6-11
6.6.7 6.7 6.7.1	S2DRL — MI BUS2 data register SCI/MI BUS3 registers	6-12 6-13 6-13
6.7.2 6.7.3 6.7.4 6.7.5	S3CR2 — MI BUS3 control register 2	6-13 6-13

#### 7 SERIAL PERIPHERAL INTERFACE

7.1	Functional description	7-1
7.2	SPI transfer formats	
7.2.1	Clock phase and polarity controls	
7.3	SPI signals	
7.3.1	Master in slave out	
7.3.2	Master out slave in	
7.3.3	Serial clock	
7.3.4	Slave select	
7.4	SPI system errors	
7.5	SPI registers	7-5
7.5.1	SPCR — Serial peripheral control register	
7.5.2	SPSR — Serial peripheral status register	
7.5.3	SPDR — SPI data register	
7.5.4	OPT2 — System configuration options register 2	7-9
	8	
	TIMING SYSTEM	
8.1	Timer structure	8-2
8.2	Input capture	
8.2.1	TCTL2 — Timer control register 2	
8.2.2	TIC1-TIC3 — Timer input capture registers	
8.2.3	TI4/O5 — Timer input capture 4/output compare 5 register	
8.3	Output compare	
8.3.1	TOC1-TOC4 — Timer output compare registers	
8.3.2	CFORC — Timer compare force register	
8.3.3	OC1M — Output compare 1 mask register	
8.3.4	OC1D — Output compare 1 data register	
8.3.5	TCNT — Timer counter register	8-10
8.3.6	TCTL1 — Timer control register 1	
8.3.7	TMSK1 — Timer interrupt mask register 1	8-11
8.3.8	TFLG1 — Timer interrupt flag register 1	8-11
8.3.9	TMSK2 — Timer interrupt mask register 2	
8.3.10	TFLG2 — Timer interrupt flag register 2	8-13
8.4	Real-time interrupt	
8.4.1	TMSK2 — Timer interrupt mask register 2	
8.4.2	TFLG2 — Timer interrupt flag register 2	
8.4.3	PACTL — Pulse accumulator control register	
8.5	Computer operating properly watchdog function	8-16
8.6	Pulse accumulator	-
8.6.1	PACTL — Pulse accumulator control register	8-18
862	PACNT — Pulse accumulator count register	8-19

Paragrap Number	h <b>Title</b>	Page Number
8.6.3 8.6.3.1	Pulse accumulator status and interrupt bitsTMSK2 — Timer interrupt mask 2 register	
8.6.3.2		
8.7	Pulse-width modulation (PWM) timer	
8.7.1	PWM timer block diagram	
8.7.2	PWCLK — PWM clock prescaler and 16-bit select register	
8.7.2.1	·	
8.7.2.2		
8.7.3	PWPOL — PWM timer polarity & clock source select register	
8.7.4	PWSCAL — PWM timer prescaler register	8-25
8.7.5	PWEN — PWM timer enable register	8-26
8.7.6	PWCNT1-4 — PWM timer counter registers 1 to 4	8-27
8.7.7	PWPER1-4 — PWM timer period registers 1 to 4	8-27
8.7.8	PWDTY1-4 — PWM timer duty cycle registers 1 to 4	8-28
8.7.9	Boundary cases	8-28
	9 ANALOG-TO-DIGITAL CONVERTER	
9.1	Overview	9-1
9.1.1	Multiplexer	9-2
9.1.2	Analog converter	
9.1.3	Digital control	9-3
9.1.4	Result registers	9-4
9.1.5	A/D converter clocks	
9.1.6	Conversion sequence	9-4
9.1.7	Conversion process	
9.2	A/D converter power-up and clock select	
9.2.1	OPTION — System configuration options register 1	
9.3	Channel assignments	
9.3.1	Single-channel operation	
9.3.2	Multiple-channel operation	
9.4	Control, status and results registers	
9.4.1	ADCTL — A/D control and status register	
9.4.2	ADR1–ADR4 — A/D converter results registers	
9.5	Operation in STOP and WAIT modes	9-10

## 10 RESETS AND INTERRUPTS

10.1 F	lesets	10-1					
10.1.1	Power-on reset	10-1					
10.1.2	External reset (RESET)	10-2					
10.1.3 COP reset							
10.1.4	Clock monitor reset						
10.1.5	OPTION — System configuration options register 1	10-3					
10.1.6	CONFIG — Configuration control register						
10.2 E	ffects of reset	10-6					
10.2.1	Central processing unit	10-6					
10.2.2	Memory map						
10.2.3	Parallel I/O	10-7					
10.2.4	Timer	10-7					
10.2.5	Real-time interrupt (RTI)	10-7					
10.2.6	Pulse accumulator	10-7					
10.2.7	Computer operating properly (COP)	10-7					
10.2.8 Serial communications interface (SCI)							
10.2.9	Serial peripheral interface (SPI)						
10.2.10	Analog-to-digital converter						
10.2.11	System						
10.3 F	leset and interrupt priority	10-9					
10.3.1	HPRIO — Highest priority I-bit interrupt and misc. register	10-10					
10.4 Ir	nterrupts	10-13					
10.4.1	Interrupt recognition and register stacking	10-13					
10.4.2	Nonmaskable interrupt request (XIRQ)	10-14					
10.4.3	Illegal opcode trap	10-14					
10.4.4	Software interrupt	10-14					
10.4.5	Maskable interrupts	10-15					
10.4.6	Reset and interrupt processing	10-15					
10.5 L	ow power operation						
10.5.1	WAIT	10-15					
1052	STOD	10-16					

## 11 CPU CORE AND INSTRUCTION SET

11.1 Registers11	-1							
11.1.1 Accumulators A, B and D11-2								
11.1.2 Index register X (IX)11								
11.1.3 Index register Y (IY)11-2								
11.1.4 Stack pointer (SP)11-2								
11.1.5 Program counter (PC)11-4								
11.1.6 Condition code register (CCR)11-4								
11.1.6.1 Carry/borrow (C)11								
11.1.6.2 Overflow (V)								
11.1.6.3 Zero (Z)11	-5							
11.1.6.4 Negative (N)11	-5							
11.1.6.5 Interrupt mask (I)11	-5							
11.1.6.6 Half carry (H)11								
11.1.6.7 X interrupt mask (X)11								
11.1.6.8 Stop disable (S)11								
11.2 Data types11								
11.3 Opcodes and operands11								
11.4 Addressing modes11								
11.4.1 Immediate (IMM)11								
11.4.2 Direct (DIR)11								
11.4.3 Extended (EXT)								
11.4.4 Indexed (IND, X; IND, Y)11								
11.4.5 Inherent (INH)								
11.4.6 Relative (REL)								
11.5 Instruction set	-8							
12 ELECTRICAL SPECIFICATIONS (STANDARD)								
12.1 Maximum ratings12	2-1							
12.2 Thermal characteristics and power considerations	2-2							
12.3 Test methods								
12.4 DC electrical characteristics12	<u>'-4</u>							
12.5 Control timing								
12.5.1 Peripheral port timing12								
12.5.2 Analog-to-digital converter characteristics								
12.5.3 Serial peripheral interface timing12								
12.5.4 Nonmultiplexed expansion bus timing12								
12.5.5 EEPROM characteristics								
12.5.6 EPROM characteristics	<u>'-14</u>							

Paragrap Number	h <b>Title</b>	Pag Numbe
	13 MECHANICAL DATA	
13.1 13.2	Pin assignments	13-1 13-3
	14 ORDERING INFORMATION	
	15 DEVELOPMENT SUPPORT	
15.1	EVS — Evaluation system	15-1
	GLOSSARY	
	INDEX	

THIS PAGE INTENTIONALLY LEFT BLANK

Х

## **LIST OF FIGURES**

Figure Number	Title	Page Number
1-1	MC68HC11P2/MC68HC711P2 block diagram	1-2
2-1	84-pin PLCC/CERQUAD pinout	2-1
2-2	88-pin QFP pinout	2-2
2-3	External reset circuitry	2-3
2-4	Oscillator connections	2-4
2-5	PLL circuit	2-6
2-6	RAM stand-by connections	2-11
3-1	MC68HC11P2 memory map	3-3
3-2	RAM and register overlap	3-14
5-1	SCI baud rate generator circuit diagram	5-1
5-2	SCI1 block diagram	5-3
5-3	Interrupt source resolution within SCI	5-13
6-1	MI BUS timing	6-2
6-2	Biphase coding and error detection	6-3
6-3	MI BUS block diagram	
6-4	A typical interface between the MC68HC11P2 and the MI BUS	6-6
7-1	SPI block diagram	7-2
7-2	SPI transfer format	7-3
8-1	Timer clock divider chains	
8-2	Capture/compare block diagram	8-4
8-3	Pulse accumulator block diagram	8-17
8-4	PWM timer block diagram	8-22
8-5	PWM duty cycle	8-28
9-1	A/D converter block diagram	
9-2	Electrical model of an A/D input pin (in sample mode)	9-3
9-3	A/D conversion sequence	
10-1	Processing flow out of reset (1 of 2)	
10-2	Processing flow out of reset (2 of 2)	
10-3	Interrupt priority resolution (1 of 3)	
10-4	Interrupt priority resolution (2 of 3)	
10-5	Interrupt priority resolution (3 of 3)	
10-6	Interrupt source resolution within the SCI subsystem	10-22

Figure Number	Title	Page Number
11-1	Programming model	11-1
11-2	Stacking operations	11-3
12-1	Test methods	12-3
12-2	Timer inputs	12-5
12-3	Reset timing	12-6
12-4	Interrupt timing	12-6
12-5	STOP recovery timing	12-7
12-6	WAIT recovery timing	12-7
12-7	Port read timing diagram	12-8
12-8	Port write timing diagram	12-8
12-9	SPI master timing (CPHA = 0)	12-11
12-10	SPI master timing (CPHA = 1)	12-11
12-11	SPI slave timing (CPHA = 0)	12-12
12-12	SPI slave timing (CPHA = 1)	12-12
12-13	Expansion bus timing	12-14
13-1	84-pin PLCC/CERQUAD pinout	13-1
13-2	88-pin QFP pinout	13-2
13-3	84-pin PLCC mechanical dimensions	13-3
13-4	84-pin CERQUAD mechanical dimensions	
13-5	88-pin QFP mechanical dimensions	13-5

## **LIST OF TABLES**

Table Number	Title	Page Number
2-1	Port signal functions	2-13
3-1	Example bootloader baud rates	3-2
3-2	Register and control bit assignments	3-6
3-3	Registers with limited write access	3-10
3-4	Hardware mode select summary	3-11
3-5	RAM and register remapping	3-14
3-6	EEPROM remapping	3-15
3-7	EEPROM block protect	3-19
3-8	Erase mode selection	3-24
4-1	Port configuration	4-1
5-1	Example SCI baud rate control values	5-6
7-1	SPI clock rates	7-7
8-1	Timer resolution and capacity	8-2
8-2	RTI periodic rates	8-14
8-3	Pulse accumulator timing	8-17
8-4	Clock A and clock B prescalers	8-24
9-1	A/D converter channel assignments	9-7
10-1	COP timer rate select	10-2
10-2	Reset cause, reset vector and operating mode	10-6
10-3	Highest priority interrupt selection	10-11
10-4	Interrupt and reset vector assignments	10-12
10-5	Stacking order on entry to interrupts	10-13
11-1	Reset vector comparison	11-4
11-2	Instruction set	11-9
14-1	Ordering information	14-1
15-1	M68HC11 development tools	

THIS PAGE INTENTIONALLY LEFT BLANK

## 1 INTRODUCTION

The MC68HC11P2 8-bit microcomputer is a member of the M68HC11 family of HCMOS microcomputers. In addition to 32kbytes of ROM, the MC68HC11P2 contains 1kbyte of RAM and 640 bytes of EEPROM. With its advanced timer and communication features (including MI BUS<sup>†</sup>) the MC68HC11P2 is especially suitable for mobile communications and automotive applications.

The MC68HC711P2 is an EPROM version of the MC68HC11P2, with the User ROM replaced by a similar amount of EPROM. All references to the MC68HC11P2 apply equally to the MC68HC711P2, unless otherwise noted. *References specific to the MC68HC711P2 are italicised in the text.* 

#### 1.1 Features

- Low power, high performance M68HC11 CPU core, with 4MHz bus capability
- Power saving PLL clock circuit, with automatic disable during WAIT mode
- 32kbytes of User ROM (MC68HC11P2); 32kbytes User EPROM (MC68HC711P2)
- 1kbyte of RAM
- 640 bytes of byte-erasable User EEPROM, with on-chip charge pump
- Up to 50 general purpose I/O lines, plus up to 12 input-only lines
- · Non-multiplexed address and data buses, permitting direct access to the full 64k address map
- 16-bit timer with 3/4 input captures and 4/5 output compares; pulse accumulator and COP watchdog timer
- Three 8- or 9-bit SCI subsystems, two with MI BUS<sup>†</sup> capability

<sup>†</sup> The Motorola interconnect bus (MI BUS) is a serial communications protocol which supports distributed real-time control efficiently and with a high degree of noise immunity. It allows data to be transferred between the MCU and the slave device using only one wire, making this type of communication suitable for medium speed networks requiring very low cost multiplex wiring.

- SPI subsystem, with software selectable MSB/LSB first option
- 8-channel, 8-bit analog-to-digital (A/D) converter
- · Four 8-bit PWM timer channels (may be concatenated to form one, or two, 16-bit channels)
- Available in 84-pin PLCC, 88-pin QFP or 84-pin CERQUAD packages




Figure 1-1 MC68HC11P2/MC68HC711P2 block diagram

## 2 PIN DESCRIPTIONS

The MC68HC11P2 is available in an 84-pin plastic-leaded chip carrier (PLCC) and in an 88-pin quad flat pack (QFP); in addition to those two packages, the MC68HC711P2 is also available in an 84-pin windowed cerquad package, to allow full use of the EPROM. Most pins on this MCU serve two or more functions, as described in the following paragraphs. Refer to Figure 2-1 and to Figure 2-2 which show the pin assignments for the 84 and 88-pin packages respectively.




Figure 2-1 84-pin PLCC/CERQUAD pinout

```
MOSI/PD3 f 1 O
                                                          66 L_NC
     SCK/PD4 2
                                                          65 PF0/A0
      SS/PD5 [ 3
                                                          64 DF1/A1
   PAI/OC1/PA7 d 4
                                                          63 PF2/A2
  OC2/OC1/PA6 5
                                                          62 PF3/A3
  OC3/OC1/PA5 d 6
                                                          61 b PF4/A4
  OC4/OC1/PA4 d 7
                                                          60 PF5/A5
IC4/OC5/OC1/PA3 4 8
                                                          59 T PF6/A6
      IC1/PA2 d 9
                                                          58 D PF7/A7
                                                          57 DVSS AD
      IC2/PA1 [ 10
      IC3/PA0 d 11
                                                          56 D VRH
         VDD d 12
                                                          55 D VRL
         VSS | 13
                                                          54 PE0/AD0
      A15/PB7 14
                                                          53 PE1/AD1
      A14/PB6 1 15
                                                          52 T PF2/AD2
      A13/PB5 1 16
                                                          51 PE3/AD3
      A12/PB4 0 17
                                                          50 D PE4/AD4
      A11/PB3 1 18
                                                          49 PE5/AD5
      A10/PB2 19
                                                          48 PE6/AD6
      A9/PB1 [ 20
A8/PB0 [ 21
                                                          47 D PE7/AD7
46 D VDD AD
         NC 1 22
                                                          45 D PG0
```

Figure 2-2 88-pin QFP pinout

#### 2.1 VDD and VSS

Power is supplied to the microcontroller via these pins. VDD is the positive supply and VSS is ground. The MCU operates from a single 5V (nominal) power supply.

It is in the nature of CMOS designs that very fast signal transitions occur on the MCU pins. These short rise and fall times place very high short-duration current demands on the power supply. To prevent noise problems, special care must be taken to provide good power supply bypassing at the MCU. Bypass capacitors should have good high-frequency characteristics and be as close to the MCU as possible. Bypassing requirements vary, depending on how heavily the MCU pins are loaded.

The MC68HC11P2 MCU has five VDD pins and five VSS pins. One pair of these pins is reserved for supplying power to the analog-to-digital converter (VDD AD, VSS AD); two pairs are used for the internal logic (VDD, VSS); the remaining two pairs supply power for the port logic on either half of the chip (VDDL, VSSX and VDDR, VSSX). This arrangement minimizes the injection of noise into the digital circuitry on the chip.

#### 2.2 RESET

An active low bidirectional control signal, RESET, acts as an input to initialize the MCU to a known start-up state. It also acts as an open-drain output to indicate that an internal failure has been detected in either the clock monitor or the COP watchdog circuit. The CPU distinguishes between internal and external reset conditions by sensing whether the reset pin rises to a logic one in less than six E clock cycles after a reset has occurred. It is therefore not advisable to connect an external resistor-capacitor (RC) power-up delay circuit to the reset pin of M68HC11 devices because the circuit charge time constant can cause the device to misinterpret the type of reset that occurred. Refer to Section 10 for further information.

Figure 2-3 illustrates a typical reset circuit that includes an external switch together with a low voltage inhibit circuit, to prevent power transitions, or RAM or EEPROM corruption.





Figure 2-3 External reset circuitry

#### 2.3 Crystal driver and external clock input (XTAL, EXTAL)

These two pins provide the interface for either a crystal or a CMOS compatible clock to control the internal clock generator circuitry. The frequency applied to these pins must be four times higher than the desired E clock rate (unless the PLL circuit is used to provide the E clock).

The XTAL pin is normally left unconnected when an external CMOS compatible clock input is connected to the EXTAL pin. However, a 10 k $\Omega$  to 100 k $\Omega$  load resistor connected from XTAL to ground can be used to reduce RFI noise emission. The XTAL output is normally intended to drive only a crystal. The XTAL output can be buffered with a high-impedance buffer, or it can be used to drive the EXTAL input of another M68HC11 family device.

In all cases, use caution when designing circuitry associated with the oscillator pins. Load capacitances shown in the oscillator circuits include all stray layout capacitances. See Figure 2-4.



Note: capacitor values include all stray capacitance.

Figure 2-4 Oscillator connections

#### 2.4 E clock output (E)

E is the output connection for the internally generated E clock. The signal from E is used as a timing reference. The frequency of the E clock output is one quarter that of the input frequency at the XTAL and EXTAL pins (except when the PLL is used as the clock source). When E clock output is low, an internal process is taking place; when it is high, data is being accessed. All clocks, including the E clock, are halted when the MCU is in STOP mode. The E clock output can be turned off in single chip modes to reduce the effects of RFI.

#### 2.5 Phase-locked loop (XFC, VDDSYN)

The XFC and VDDSYN pins are the inputs for the on-chip PLL (phase-locked loop) circuitry. On reset all the device clocks are derived from the EXTAL input. The EXTAL clock is used as a reference for the PLL circuit, which generates a clock that is a multiple of the EXTAL frequency. Once the PLL has stabilized, alternate clocks may be selected.

VDDSYN is the power supply pin for the PLL. Connecting it high enables the internal low frequency oscillator circuitry designed for the PLL. The PLL has been designed particularly for use with 614.4 and 640kHz crystals, though other values may be used. The maximum recommended crystal frequency for PLL operation is 2MHz. Above this frequency VDDSYN should be grounded to disable the PLL and enable the high frequency oscillator circuit; in this state EXTAL is designed for 16MHz operation and XFC may be left unconnected.

The PLL consists of a variable bandwidth loop filter, a voltage controlled oscillator (VCO), a feedback frequency divider and a digital phase detector. VDDSYN is the supply voltage for the PLL and must be suitably bypassed. The external capacitor on XFC should be located as close to the chip as possible to minimize noise. A typical value for this capacitor is  $0.047\mu F$ , for a crystal frequency of  $614.4kHz.^{\dagger}$ 

The PLL filter has two bandwidths that are automatically selected by the PLL, if the AUTO bit in PLLCR is set. Whenever the PLL is first enabled, the wide bandwidth mode is used. This enables the PLL frequency to ramp up quickly. When the output frequency is near the desired value, the filter is switched to the narrow bandwidth mode, to make the final frequency more stable. Manual control is possible, by clearing AUTO in PLLCR, and setting the appropriate value for BWC.

A block diagram of the PLL circuitry is given in Figure 2-5.

<sup>†</sup> In general, a larger capacitor will improve the PLL's frequency stability, at the expense of increasing the time required for it to settle (t<sub>PLLS</sub>) at the desired frequency. For a 32kHz application, or one in which the slew rate is not critical, a capacitor value of 0.1µF is usually adequate. For a crystal frequency of 614.4kHz and a slew time of 1–2ms (from 614kHz in WAIT mode to 16MHz in RUN mode), a capacitor of 0.047µF has been found satisfactory.




Figure 2-5 PLL circuit

#### 2.5.1 Synchronization of PLL with subsystems

The timer and SCI subsystems operate off the EXTAL clock, but are accessed by the CPU relative to the internal PH2 signal. Although the EXTAL clock is used as the reference for the PLL, the PH2 clock and the module clocks for the timer and the SCI are not synchronized. In order to ensure synchronized data, special circuitry has been incorporated into both subsystems.

#### 2.5.2 Changing the PLL frequency

To change the PLL frequency it is necessary to perform the following sequence of events, in order to prevent possible bursts of high frequency operation during the reconfiguration of the PLL:

- 1) Switch to the low frequency bus rate (BCS = 0)
- 2) Disable the PLL (PLLON = 0)
- 3) Change the value in SYNR
- 4) Enable the PLL (PLLON = 1)
- 5) Wait a time t<sub>PLLS</sub> for the PLL frequency to stabilize
- 6) Switch to the high frequency bus rate (BCS = 1)

#### 2.5.3 PLL registers

Two registers are used to control the operation of the MC68HC11P2 phase-locked loop circuitry. These are the PLL control register and the synthesizer program register, each of which is described below.

#### 2.5.3.1 PLLCR — PLL control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
PLL control (PLLCR)	\$002E	PLLON	BCS	AUTO	BWC	VCOT	MCS	LCK	WEN	1010 1000	

This read/write register contains two bits that are used to enable and disable the synthesizer and to switch from slow (EXTAL) to one of the fast speeds. Two further bits are used to control the filter bandwidth. The SCI and timer clock source and the slow clock for WAIT mode are also controlled by this register.

#### PLLON — PLL on

1 (set) - Switch PLL on.

0 (clear) - Switch PLL off.

This bit activates the synthesizer circuit without connecting it to the control circuit. This allows the circuit to stabilize before it drives the CPU clocks. PLLON is set by reset, to allow the control loop to stabilize during power up.

PLLON cannot be cleared whilst using VCOOUT to drive the internal processor clock, i.e. when BCS is set.

#### BCS — Bus clock select

1 (set) – VCOOUT output drives the clock circuit (4XCLK).

0 (clear) - EXTAL drives the clock circuit (4XCLK).

This bit determines which signal drives the clock circuit generating the bus clocks. Once BCS has been altered it can take up to [1.5 EXTAL + 1.5 VCOOUT] cycles for the change in the clock to occur. Reset clears this bit.

Note: PLLON and BCS have built-in safeguards so that VCOOUT cannot be selected as the clock source (BCS = 1) if the PLL is off (PLLON = 0). Similarly, the PLL cannot be turned off (PLLON = 0) if it is on and in use (BCS = 1). Turning the PLL on and selecting VCOOUT as the clock source therefore requires two independent writes to PLLCR.

#### AUTO — Automatic bandwidth control

- 1 (set) Automatic bandwidth control selected.
- 0 (clear) Manual bandwidth control selected.

AUTO selects between automatic bandwidth control circuits in the phase detect block and manual bandwidth control. Reset sets this bit.

#### **BWC** — Bandwidth control

1 (set) - High bandwidth control selected.

0 (clear) - Low bandwidth control selected.

Bandwidth control is under manual control only when AUTO is clear. (When AUTO is set, BWC acts as a read-only status bit to indicate which mode has been selected by the internal circuit.) A delay of  $t_{PLLS}$  is required between changes to BWC. The low bandwidth driver is always enabled, so this bit determines whether the high bandwidth driver is on or off. On PLL start-up in automatic mode (AUTO = 1), the high bandwidth driver is enabled (BWC = 1) by internal circuitry until the PLL is near the specified frequency. The high bandwidth driver is then disabled and BWC is cleared by internal circuitry. Reset clears this bit.

Auto	BWC	High bandwidth
0	0	Off
0	1	On
1	Х	Auto

#### **VCOT** — **VCO** test (Test mode only)

- 1 (set) Loop filter operates as specified by AUTO and BWC.
- 0 (clear) Low bandwidth mode of the PLL filter is disabled.

This bit is used to isolate the loop filter from the VCO for testing purposes. VCOT is always set when AUTO = 1 when running in automatic mode. This bit is writable only in test mode. Reset sets this bit.

#### MCS — Module clock select

- 1 (set) 4XCLK is the source for the SCI and timer divider chain.
- 0 (clear) EXTAL is the source for the SCI and timer divider chain.

Reset clears this bit.

#### LCK — Synthesizer lock detect

- 1 (set) The PLL has stabilized.
- 0 (clear) The PLL is not stable.

This bit is used as an indicator for software that it is all right to set BCS.

#### WEN - WAIT enable

1 (set) - Low-power WAIT mode selected (PLL set to 'idle' in WAIT mode).

0 (clear) - Do not alter the 4XCLK during WAIT mode.

This bit determines whether the 4XCLK is disconnected from VCOOUT during WAIT and connected to EXTAL. Reset clears this bit.

When set, the CPU will respond to a WAIT instruction by first stacking the relevant registers, then by clearing BCS and setting the PLL to 'idle', with modulus = 1.

Any interrupt, any reset, or the assertion of RAF in any of the SCIs will allow the PLL to resume operating at the frequency specified in the SYNR. The user must set BCS after the PLL has had time to adjust (t<sub>PLLS</sub>). If, for a specific SCI, the RE bit is clear, then RAF cannot become set, hence the PLL will not resume normal operation.

#### 2.5.3.2 SYNR — Synthesizer program register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Synthesizer program (SYNR)	\$002F	SYNX1	SYNX0	SYNY5	SYNY4	SYNY3	SYNY2	SYNY1	SYNY0	0000 1011

The PLL frequency synthesizer multiplies the frequency of the crystal oscillator. The multiplication factor is software programmable via a loop divider, which consists of a six-bit modulo N counter, with a further two bit scaling factor.

The multiplication factor is given by  $2(Y + 1)2^X$ , where  $0 \le X \le 3$  and  $0 \le Y \le 63$ .

Note: Exceeding recommended operating frequencies can result in indeterminate MCU operation.

#### SYNX[1:0]

These bits program the binary taps (divide by 1, 2, 4 and 8). Reset clears these bits.

#### SYNY[5:0]

These bits program the six-bit modulo N (1 to 64) counter. Reset sets these bits to %001011.

Note: The resolution of the multiplication factors decreases by a factor of two, as X increases:

Х	Υ	Possible multipliers
0	0 – 63	2, 4, 6, 8,, 128
1	0 – 63	4, 8, 12, 16,, 256
2	0 – 63	8, 16, 24, 32,, 512
3	0 – 63	16, 32, 48, 64,, 1024

#### 2.6 Interrupt request (IRQ)

The IRQ input provides a means of applying asynchronous interrupt requests to the MCU. Either falling edge sensitive triggering or level sensitive triggering is program selectable (OPTION register). IRQ is always configured to level sensitive triggering at reset.

*Note:* Connect an external pull-up resistor, typically  $4.7 \, k\Omega$ , to  $V_{DD}$  when  $\overline{IRQ}$  is used in a level sensitive wired-OR configuration. See also Section 2.7.

#### 2.7 Nonmaskable interrupt (XIRQ/VPPE)

The  $\overline{XIRQ}$  input provides a means of requesting a non-maskable interrupt after reset initialization. During reset, the X bit in the condition code register (CCR) is set and any interrupt is masked until MCU software enables it. Because the  $\overline{XIRQ}$  input is level-sensitive, it can be connected to a multiple-source wired-OR network with an external pull-up resistor to  $V_{DD}$ .  $\overline{XIRQ}$  is often used as a power loss detect interrupt.

Whenever  $\overline{\text{XIRQ}}$  or  $\overline{\text{IRQ}}$  is used with multiple interrupt sources ( $\overline{\text{IRQ}}$  must be configured for level sensitive operation if there is more than one source of  $\overline{\text{IRQ}}$  interrupt), each source must drive the interrupt input with an open-drain type of driver to avoid contention between outputs. There should be a single pull-up resistor near the MCU interrupt input pin (typically 4.7 k $\Omega$ ). There must also be an interlock mechanism at each interrupt source so that the source holds the interrupt line low until the MCU recognizes and acknowledges the interrupt request. If one or more interrupt source is still pending after the MCU services a request, the interrupt line will still be held low and the MCU will be interrupted again as soon as the interrupt mask bit in the MCU is cleared (normally upon return from an interrupt). Refer to Section 10.

The VPPE pin is used to input the external EPROM programming voltage, which must be present during EPROM programming.

#### 2.8 MODA and MODB (MODA/LIR and MODB/VSTBY)

During reset, MODA and MODB select one of the four operating modes. Refer to Section 3.

After the operating mode has been selected, the  $\overline{LIR}$  pin provides an open-drain output to indicate that execution of an instruction has begun. The  $\overline{LIR}$  pin is normally configured for wired-OR operation (only pulls low). In order to detect consecutive instructions in a high-speed application, this signal can be made to drive high for a short time to prevent false triggering. A series of E clock cycles occurs during execution of each instruction. The  $\overline{LIR}$  signal goes low during the first E clock cycle of each instruction (opcode fetch). This output is provided for assistance in program debugging and its operation is controlled by the LIRDV bit in the OPT2 register.

The VSTBY pin is used to input RAM stand-by power. The MCU is powered from the VDD pin unless the difference between the level of VSTBY and VDD is greater than one MOS threshold (about 0.7 volts). When these voltages differ by more than 0.7 volts, the internal 1024-byte RAM and part of the reset logic are powered from VSTBY rather than VDD. This allows RAM contents to be retained without VDD power applied to the MCU. Reset must be driven low before  $V_{DD}$  is removed and must remain low until  $V_{DD}$  has been restored to a valid level.




Figure 2-6 RAM stand-by connections

#### 2.9 VRH and VRL

These pins provide the reference voltages for the analog-to-digital converter.

#### 2.10 PG7/R/W

This pin provides two separate functions, depending on the operating mode. In single chip and bootstrap modes, PG7/R/W acts as input/output port G bit 7. Refer to Section 4 for further information.

In expanded and test modes,  $PG7/R/\overline{W}$  performs the read/write function.  $PG7/R/\overline{W}$  signals the direction of transfers on the external data bus. A high on this pin indicates that a read cycle is in progress.

#### 2.11 Port signals

In the 84-pin PLCC package, 62 pins are arranged into seven 8-bit ports: A, B, C, E, F, G, and H, and one six-bit port (D). The lines of ports A, B, C, D, F, G, and H are fully bidirectional; E is input only. Each of the bidirectional ports serves a purpose other than I/O, depending on the operating mode or peripheral function selected. Note that ports B, C, F, and one bit of port G are available for I/O functions only in single chip and bootstrap modes. Refer to Table 2-1 for details of the port signals' functions in different operating modes.

Note:

When using the information about port functions, do not confuse pin function with the electrical state of the pin at reset. All general-purpose I/O pins configured as inputs at reset are in a high-impedance state. Port data registers reflect the functional state of the port at reset. The pin function is mode dependent.

#### 2.11.1 Port A

Port A is an 8-bit general-purpose I/O port with a data register (PORTA) and a data direction register (DDRA). Port A pins share functions with the 16-bit timer system (see Section 8 for further information). PORTA can be read at any time: inputs return the pin level; outputs return the pin driver input level. If written, PORTA stores the data in internal latches. The pins are driven only if they are configured as outputs. Writes to PORTA do not change the pin state when the pins are configured for timer output compares.

Out of reset, port A pins [7:0] are general-purpose high-impedance inputs. When the functions associated with these pins are disabled, the bits in DDRA govern the I/O state of the associated pin. For further information, refer to Section 4.

#### 2.11.2 Port B

Port B is an 8-bit general-purpose I/O port with a data register (PORTB) and a data direction register (DDRB). In single chip mode, port B pins are general-purpose I/O pins (PB[7:0]). In expanded mode, port B pins act as the high-order address lines (A[15:8]) of the address bus.

PORTB can be read at any time: inputs return the pin level; outputs return the pin driver input level. If PORTB is written, the data is stored in internal latches. The pins are driven only if they are configured as outputs in single chip or bootstrap mode. For further information, refer to Section 4.

Port B pins include on-chip pull-up devices which can be enabled or disabled.

Table 2-1 Port signal functions

Port/bit	Single chip	Expanded multiplexed							
Port/bit	and bootstrap mode	and special test mode							
PA0	•	0/IC3							
PA0 PA1									
		1/IC2							
PA2		2/IC1							
PA3		C4 and/or OC1							
PA4		and/or OC1							
PA5		and/or OC1							
PA6		and/or OC1							
PA7	PA7/PAI	and/or OC1							
PB[7:0]	PB[7:0]	A[15:8]							
PC[7:0]	PC[7:0]	D[7:0]							
PD0	PD0	/RXD1							
PD1	PD1	/TXD1							
PD2	PD2	2/MISO							
PD3	PD3	3/MOSI							
PD4	PD4	4/SCK							
PD5	PD	05/ <u>SS</u>							
PE[7:0]	Input only or	r analog inputs							
PF[7:0]	PF[7:0]	A[7:0]							
PG[6:0]	PC	G[6:0]							
PG7	PG	7/R/W							
PH0	PHO	D/PW1							
PH1	PH <sup>-</sup>	PH1/PW2							
PH2	PH2/PW3								
PH3	PH	3/PW4							
PH4	PH4	/RXD3							
PH5	PH5	5/TXD3							
PH6	PH6	PH6/RXD2							
PH7	PH7	7/TXD2							

## 2.11.3 Port C

Port C is an 8-bit general-purpose I/O port with a data register (PORTC) and a data direction register (DDRC). In single chip mode, port C pins are general-purpose I/O pins (PC[7:0]). In the expanded mode, port C pins are configured as data bus pins (D[7:0]).

PORTC can be read at any time: inputs return the pin level; outputs return the pin driver input level. If PORTC is written, the data is stored in internal latches. The pins are driven only if they are configured as outputs in single chip or bootstrap mode. Port C pins are general-purpose inputs

out of reset in single chip and bootstrap modes. In expanded and test modes, these pins are data bus lines out of reset.

The CWOM control bit in the OPT2 register disables port C's P-channel output drivers. Because the N-channel driver is not affected by CWOM, setting CWOM causes port C to become an open-drain-type output port suitable for wired-OR operation. In wired-OR mode (PORTC bits at logic level zero), the pins are actively driven low by the N-channel driver. When a port C bit is at logic level one, the associated pin is in a high impedance state as neither the N-channel nor the P-channel devices are active. It is customary to have an external pull-up resistor on lines that are driven by open-drain devices. Port C can only be configured for wired-OR operation when the MCU is in single chip mode. For further information, refer to Section 4.

#### 2.11.4 Port D

Port D, a 6-bit general-purpose I/O port, has a data register (PORTD) and a data direction register (DDRD). The six port D lines (D[5:0]) can be used for general-purpose I/O, for one of the serial communications interfaces (SCI1, bits [0:1]) and for the serial peripheral interface (SPI, bits [2:5]) subsystem.

PORTD can be read at any time: inputs return the pin level; outputs return the pin driver input level. If PORTD is written, the data is stored in internal latches and are driven only if port D is configured for general-purpose output.

For further information, refer to Section 4, Section 5 (SCI) and Section 7 (SPI).

#### 2.11.5 Port E

Port E, PE/AD[7:0], is an input-only port that can also be used as the analog inputs for the analog-to-digital converter.

For further information, refer to Section 4 and Section 9 (A/D).

#### 2.11.6 Port F

Port F is an 8-bit general-purpose I/O port with a data register (PORTF) and a data direction register (DDRF). In single chip mode, port F pins are general-purpose I/O pins (PF[7:0]). In expanded mode, port F pins act as the low-order address lines (A[7:0]) of the address bus.

PORTF can be read at any time: inputs return the pin level; outputs return the pin driver input level. If PORTF is written, the data is stored in internal latches. The pins are driven only if they are configured as outputs in single chip or bootstrap mode.

Port F pins include on-chip pull-up devices that can be enabled or disabled.

For further information, refer to Section 4.

#### 2.11.7 Port G

In normal modes, Port G is an 8-bit general-purpose I/O port with a data register (PORTG) and a data direction register (DDRG). Port G bit 7 is the R/W line in expanded mode; the remaining bits are always general purpose I/O.

PORTG can be read at any time: inputs return the pin level; outputs return the pin driver input level. If PORTG is written, the data is stored in internal latches. The pins are driven only if they are configured as outputs in single chip or bootstrap mode. For further information, refer to Section 4.

Port G pins include on-chip pull-up devices that can be enabled or disabled.

#### 2.11.8 Port H

Port H is an 8-bit general-purpose I/O port with a data register (PORTH) and a data direction register (DDRH). Port H pins support either input/output, SCI2 (bits [7:6]), SCI3 (bits [5:4]), or pulse-width modulation channels (bits [3:0]). Both of these SCI subsystems also have MI BUS capability.

PORTH can be read at any time: inputs return the pin level; outputs return the pin driver input level. If PORTH is written, the data is stored in internal latches. The pins are driven only if they are configured as outputs in single chip or bootstrap mode.

Port H pins include on-chip pull-up or pull-down devices that can be enabled or disabled via the Port pull-up assignment register (PPAR). Port H [7:4] have pull-up resistors; port H [3:0] have mask selectable pull-down or pull-up resistors.

Note:

There is a single mask option to select whether port H [3:0] pins have internal pull-ups or pull-downs. Unless pull-ups are specified on the order form, pull-downs will be provided on these four pins. This is also a mask option for the MC68HC711P2 EPROM device and must be specified at order entry.

For further information, refer to Section 4, Section 5 (SCI), Section 6 (MI BUS) and Section 8 (PWM).

THIS PAGE INTENTIONALLY LEFT BLANK

# 3

# **OPERATING MODES AND ON-CHIP MEMORY**

This section contains information about the modes that define MC68HC11P2 operating conditions, and about the on-chip memory that allows the MCU to be configured for various applications.

# 3.1 Operating modes

The values of the mode select inputs MODB and MODA during reset determine the operating mode. Single chip and expanded modes are the normal modes. In single chip mode only on-board memory is available. Expanded mode, however, allows access to external memory. Each of these two normal modes is paired with a special mode. Bootstrap, a variation of the single chip mode, is a special mode that executes a bootloader program in an internal bootstrap ROM. Test is a special mode that allows privileged access to internal resources.

# 3.1.1 Single chip operating mode

In single chip operating mode, the MC68HC11P2 microcontroller has no external address or data bus. Ports B, C, F, and the  $R/\overline{W}$  pin are available for general-purpose parallel I/O.

# 3.1.2 Expanded operating mode

In expanded operating mode, the MCU can access a 64kbyte physical address space. The address space includes the same on-chip memory addresses used for single chip mode, in addition to external memory and peripheral devices.

The expansion bus is made up of ports B, C, and F, and the  $R/\overline{W}$  signal. In expanded mode, high order address bits are output on the port B pins, low order address bits on the port F pins, and the data bus on port C. The  $R/\overline{W}/PG7$  pin signals the direction of data transfer on the port C bus.

Special test, a variation of the expanded mode, is primarily used during Motorola's internal production testing; however, it is accessible for programming the CONFIG register, programming calibration data into EEPROM, and supporting emulation and debugging during development.

# 3.1.4 Special bootstrap mode

When the MCU is reset in special bootstrap mode, a small on-chip ROM is enabled at address \$BE40–\$BFFF. The ROM contains a reset vector and a bootloader program. The MCU fetches the reset vector, then executes the bootloader.

For normal use of the bootloader program, send a synchronization byte \$FF to the SCI receiver at either E clock  $\div$ 256, or E clock  $\div$ 1664 (7812 or 1200 baud respectively, for an E clock of 2MHz). Then download up to 1024 bytes of program data (which is put into RAM starting at \$0080). These characters are echoed through the transmitter. The bootloader program ends the download after a timeout of four character times or 1024 bytes. When loading is complete, the program jumps to location \$0080 and begins executing the code. Use of an external pull-up resistor is required when using the SCI transmitter pin (TXD) because port D pins are configured for wired-OR operation by the bootloader. In bootstrap mode, the interrupt vectors point to RAM. This allows the use of interrupts through a jump table.

Further baud rate options are available on the MC68HC11P2 by using a different value for the synchronization byte, as shown in Table 3-1. Refer also to Motorola application note **AN1060**, **M68HC11 Bootstrap Mode** (the bootloader mode is similar to that used on the MC68HC11K4).

Sync.	Timeout		Baud rates for an E clock of:								
byte	delay	2.00 MHz	2.10 MHz	3.00 MHz	3.15 MHz	4.00 MHz					
\$FF	4 char.	7812	8192	11718	12288	15624					
\$FF	4	1200	1260	1800	1890	2400					
\$F0	4.9	9600	10080	14400	15120	19200					
\$FD	17.3	5208	5461	7812	8192	10416					
\$FD	13	3906	4096	5859	6144	7812					

Table 3-1 Example bootloader baud rates

# 3.2 On-chip memory

The MC68HC11P2 MCU includes 1024 bytes of on-chip RAM, 32kbytes of ROM/EPROM and 640 bytes of EEPROM. The bootloader ROM occupies a 512 byte block of the memory map. The CONFIG register is implemented as a separate EEPROM byte.




Figure 3-1 MC68HC11P2 memory map

# 3.2.1 Mapping allocations

Memory locations for on-chip resources are the same for both expanded and single chip modes. The 128-byte register block originates at \$0000 after reset and can be placed at any other 4k boundary (\$x000) after reset by writing an appropriate value to the INIT register. Refer to Figure 3-1, which shows the memory map.

The on-board 1024-byte RAM is initially located at \$0080 after reset. The RAM is divided into two sections of 128 bytes and 896 bytes. If RAM and registers are both mapped to the same 4k boundary, RAM starts at \$x080 and 128 bytes are remapped at \$x400–\$x47F. Otherwise, RAM starts at \$x000.

Remapping is accomplished by writing appropriate values into the two nibbles of the INIT register.

3

The 640-byte EEPROM is initially located at \$0D80 after reset when EEPROM is enabled in the memory map by the CONFIG register. EEPROM can be placed at any other 4k boundary (\$xD80) by writing to the INIT2 register.

If ROM is available, the ROMAD and ROMON bits in the CONFIG register control the position and presence of ROM in the memory map. In special test mode, the ROMON bit is cleared so the ROM is removed from the memory map. In single chip mode, the ROMAD bit is set to one after reset, which enables the ROM at \$8000–\$FFFF. In expanded mode, the ROM may be enabled from \$0000–7FFF (ROMAD = 0) to allow an external memory to contain the interrupt vectors and initialization code.

In special bootstrap mode, a bootloader ROM is enabled at locations \$BE40–\$BFFF. The vectors for special bootstrap mode are contained in the bootloader program. The boot ROM occupies a 512 byte block of the memory map, though not all locations are used.

#### 3.2.1.1 RAM

The MC68HC11P2 has 1024 bytes of fully static RAM that are used for storing instructions, variables and temporary data during program execution. RAM can be placed at any 4k boundary in the 64kbyte address space by writing an appropriate value to the INIT register.

By default, RAM is initially located at \$0080 in the memory map. Direct addressing mode can access the first 128 locations of RAM using a one-byte address operand. Direct mode accesses save program memory space and execution time. Registers can be moved to other boundaries to allow 256 bytes of RAM to be located in direct addressing space.

The on-chip RAM is a fully static memory. RAM contents can be preserved during periods of processor inactivity by either of two methods, both of which reduce power consumption:

- During the software-based STOP mode, MCU clocks are stopped, but the MCU continues to draw power from V<sub>DD</sub>. Power supply current is directly related to operating frequency in CMOS integrated circuits and there is very little leakage when the clocks are stopped. These two factors reduce power consumption while the MCU is in STOP mode.
- 2) To reduce power consumption to a minimum, V<sub>DD</sub> can be turned off, and the MODB/VSTBY pin can be used to supply RAM power from either a battery back-up or a second power supply. Although this method requires external hardware, it is very effective. Refer to Section 2 for information about how to connect the stand-by RAM power supply and to Section 10 for a description of low power operation.

#### 3.2.1.2 ROM and EPROM

The MC68HC11P2 MCU has 32kbytes of ROM/EPROM. The ROM/EPROM array is enabled when the ROMON bit in the CONFIG register is set to one (erased). The ROMAD bit in CONFIG places the ROM/EPROM at either \$8000-\$FFFF out of reset (ROMAD = 1) or at \$0000-\$7FFF (ROMAD = 0) in expanded mode.

#### 3.2.1.3 Bootloader ROM

The bootloader ROM is enabled at address \$BE40-\$BFFF during special bootstrap mode. The reset vector is fetched from this ROM and the MCU executes the bootloader firmware. In normal modes, the bootloader ROM is disabled.

# 3.2.2 Registers

In Table 3-2, a summary of registers and control bits, the registers are shown in ascending order within the 128-byte register block. The addresses shown are for default block mapping (\$0000–\$007F), however, the INIT register remaps the block to any 4k page (\$x000–\$x07F).

**Table 3-2** Register and control bit assignments (Sheet 1 of 4)

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port A data (PORTA)	\$0000	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	undefined
Data direction A (DDRA)	\$0001	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	0000 0000
Data direction B (DDRB)	\$0002	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	0000 0000
Data direction F (DDRF)	\$0003	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	0000 0000
Port B data (PORTB)	\$0004	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	undefined
Port F data (PORTF)	\$0005	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	undefined
Port C data (PORTC)	\$0006	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	undefined
Data direction C (DDRC)	\$0007	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	0000 0000
Port D data (PORTD)	\$0008	0	0	PD5	PD4	PD3	PD2	PD1	PD0	undefined
Data direction D (DDRD)	\$0009	0	0	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	0000 0000
Port E data (PORTE)	\$000A	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	undefined
Timer compare force (CFORC)	\$000B	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0	0000 0000
Output compare 1 mask (OC1M)	\$000C	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	0	0	0	0000 0000
Output compare 1 data (OC1D)	\$000D	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	0	0	0	0000 0000
Timer count (TCNT) high	\$000E	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	0000 0000
Timer count (TCNT) low	\$000F	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Timer input capture 1 (TIC1) high	\$0010	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	undefined
Timer input capture 1 (TIC1) low	\$0011	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
Timer input capture 2 (TIC2) high	\$0012	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	undefined
Timer input capture 2 (TIC2) low	\$0013	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
Timer input capture 3 (TIC3) high	\$0014	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	undefined
Timer input capture 3 (TIC3) low	\$0015	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
Timer output compare 1 (TOC1) high	\$0016	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 1 (TOC1) low	\$0017	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer output compare 2 (TOC2) high	\$0018	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 2 (TOC2) low	\$0019	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer output compare 3 (TOC3) high	\$001A	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 3 (TOC3) low	\$001B	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer output compare 4 (TOC4) high	\$001C	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 4 (TOC4) low	\$001D	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Capture 4/compare 5 (TI4/O5) high	\$001E	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Capture 4/compare 5 (TI4/O5) low	\$001F	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer control 1 (TCTL1)	\$0020	OM2	OL2	OM3	OL3	OM4	OL4	OM5	OL5	0000 0000
Timer control 2 (TCTL2)	\$0021	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A	0000 0000
Timer interrupt mask 1 (TMSK1)	\$0022	OC1I	OC2I	OC3I	OC4I	14/051	IC1I	IC2I	IC3I	0000 0000

**Table 3-2** Register and control bit assignments (Sheet 2 of 4)

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt flag 1 (TFLG1)	\$0023	OC1F	OC2F	OC3F	OC4F	14/O5F	IC1F	IC2F	IC3F	0000 0000
Timer interrupt mask 2 (TMSK2)	\$0024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	0000 0000
Timer interrupt flag 2 (TFLG2)	\$0025	TOF	RTIF	PAOVF	PAIF	0	0	0	0	0000 0000
Pulse accumulator control (PACTL)	\$0026	0	PAEN	PAMOD	PEDGE	0	I4/O5	RTR1	RTR0	0000 0000
Pulse accumulator count (PACNT)	\$0027	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
SPI control (SPCR)	\$0028	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPR0	0000 01uu
SPI status (SPSR)	\$0029	SPIF	WCOL	0	MODF	0	0	0	0	0000 0000
SPI data (SPDR)	\$002A	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
EPROM programming (EPROG) ‡	\$002B	MBE	0	ELAT	EXCOL	EXROW	0	0	EPGM	0000 0000
Port pull-up assignment (PPAR)	\$002C	0	0	0	0	HPPUE	GPPUE	FPPUE	BPPUE	0000 1111
reserved	\$002D									
PLL control (PLLCR)	\$002E	PLLON	BCS	AUTO	BWC	VCOT	MCS	LCK	WEN	1010 1000
Synthesizer program (SYNR)	\$002F	SYNX1	SYNX0	SYNY5	SYNY4	SYNY3	SYNY2	SYNY1	SYNY0	0000 1011
A/D control & status (ADCTL)	\$0030	CCF	0	SCAN	MULT	CD	CC	СВ	CA	u0uu uuuu
A/D result 1 (ADR1)	\$0031	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
A/D result 2 (ADR2)	\$0032	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
A/D result 3 (ADR3)	\$0033	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
A/D result 4 (ADR4)	\$0034	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
Block protect (BPROT)	\$0035	BULKP	0	BPRT4	PTCON	BPRT3	BPRT2	BPRT1	BPRT0	1011 1111
reserved	\$0036									
EEPROM mapping (INIT2)	\$0037	EE3	EE2	EE1	EE0	M3DL1	M3DL0	M2DL1	M2DL0	0000 0000
System config. options 2 (OPT2)	\$0038	LIRDV	CWOM	STRCH	IRVNE	LSBF	SPR2	0	0	000x 0000
System config. options 1 (OPTION)	\$0039	ADPU	CSEL	IRQE	DLY	CME	FCME	CR1	CR0	0001 0000
COP timer arm/reset (COPRST)	\$003A	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
EEPROM programming (PPROG)	\$003B	ODD	EVEN	0	BYTE	ROW	ERASE	EELAT	EEPGM	0000 0000
Highest priority interrupt (HPRIO)	\$003C	RBOOT	SMOD	MDA	PSEL4	PSEL3	PSEL2	PSEL1	PSEL0	xxx0 0110
RAM & I/O mapping (INIT)	\$003D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0	0000 0000
Factory test (TEST1)	\$003E	TILOP	PLTST	OCCR	CBYP	DISR	FCM	FCOP	MIDLY	0000 x000
Configuration control (CONFIG)	\$003F	ROMAD	1	1	PAREN	NOSEC	NOCOP	ROMON	EEON	x11x 1xxx
reserved	\$0040									
reserved	\$0041									
reserved	\$0042									
reserved	\$0043									
reserved	\$0044									
reserved	\$0045									

**Table 3-2** Register and control bit assignments (Sheet 3 of 4)

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
reserved	\$0046									
reserved	\$0047									
reserved	\$0048									
reserved	\$0049									
reserved	\$004A									
reserved	\$004B									
reserved	\$004C									
reserved	\$004D									
reserved	\$004E									
reserved	\$004F									
SCI/MI 2/3 baud high (S2BDH)	\$0050	B2TST	B2SPL	0	S2B12	S2B11	S2B10	S2B9	S2B8	0000 0000
SCI/MI 2/3 baud low (S2BDL)	\$0051	S2B7	S2B6	S2B5	S2B4	S2B3	S2B2	S2B1	S2B0	0000 0100
SCI/MI 2 control 1 (S2CR1)	\$0052	LOPS2	WOMS2	MIE2	M2	WAKE2	ILT2	PE2	PT2	0000 0000
SCI/MI 2 control 2 (S2CR2)	\$0053	TIE2	TCIE2	RIE2	ILIE2	TE2	RE2	RWU2	SBK2	0000 0000
SCI/MI 2 status 1 (S2SR1)	\$0054	TDRE2	TC2	RDRF2	IDLE2	OR2	NF2	FE2	PF2	1100 0000
SCI/MI 2 status 2 (S2SR2)	\$0055	0	0	0	0	0	0	0	RAF2	0000 0000
SCI/MI 2 data high (S2DRH)	\$0056	R8B	T8B	0	0	0	0	0	0	undefined
SCI/MI 2 data low (S2DRL)	\$0057	R7T7B	R6T6B	R5T5B	R4T4B	R3T3B	R2T2B	R1T1B	R0T0B	undefined
reserved	\$0058									
reserved	\$0059									
SCI/MI 3 control 1 (S3CR1)	\$005A	LOPS3	WOMS3	MIE3	МЗ	WAKE3	ILT3	PE3	PT3	0000 0000
SCI/MI 3 control 2 (S3CR2)	\$005B	TIE3	TCIE3	RIE3	ILIE3	TE3	RE3	RWU3	SBK3	0000 0000
SCI/MI 3 status 1 (S3SR1)	\$005C	TDRE3	TC3	RDRF3	IDLE3	OR3	NF3	FE3	PF3	1100 0000
SCI/MI 3 status 2 (S3SR2)	\$005D	0	0	0	0	0	0	0	RAF3	0000 0000
SCI/MI 3 data high (S3DRH)	\$005E	R8C	T8C	0	0	0	0	0	0	undefined
SCI/MI 3 data low (S3DRL)	\$005F	R7T7C	R6T6C	R5T5C	R4T4C	R3T3C	R2T2C	R1T1C	R0T0C	undefined
Pulse width clock select (PWCLK)	\$0060	CON34	CON12	PCKA2	PCKA1	0	PCKB3	PCKB2	PCKB1	0000 0000
Pulse width polarity select (PWPOL)	\$0061	PCLK4	PCLK3	PCLK2	PCLK1	PPOL4	PPOL3	PPOL2	PPOL1	0000 0000
Pulse width scale (PWSCAL)	\$0062	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width enable (PWEN)	\$0063	TPWSL	DISCP	0	0	PWEN4	PWEN3	PWEN2	PWEN1	0000 0000
Pulse width count 1 (PWCNT1)	\$0064	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width count 2 (PWCNT2)	\$0065	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width count 3 (PWCNT3)	\$0066	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width count 4 (PWCNT4)	\$0067	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width period 1 (PWPER1)	\$0068	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111

Table 3-2 Register and control bit assignments (Sheet 4 of 4)

Register name	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse width period 2 (PWPER2)	\$0069	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width period 3 (PWPER3)	\$006A	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width period 4 (PWPER4)	\$006B	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 1 (PWDTY1)	\$006C	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 2 (PWDTY2)	\$006D	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 3 (PWDTY3)	\$006E	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 4 (PWDTY4)	\$006F	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
SCI 1 baud rate high (SCBDH)	\$0070	BTST	BSPL	0	SBR12	SBR11	SBR10	SBR9	SBR8	0000 0000
SCI 1 baud rate low (SCBDL)	\$0071	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	0000 0100
SCI 1 control 1 (SCCR1)	\$0072	LOOPS	WOMS	0	М	WAKE	ILT	PE	PT	0000 0000
SCI 1 control 2 (SCCR2)	\$0073	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000
SCI 1 status 1 (SCSR1)	\$0074	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	1100 0000
SCI 1 status 2 (SCSR2)	\$0075	0	0	0	0	0	0	0	RAF	0000 0000
SCI 1 data high (SCDRH)	\$0076	R8	T8	0	0	0	0	0	0	undefined
SCI 1 data low (SCDRL)	\$0077	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	undefined
reserved	\$0078									
reserved	\$0079									
reserved	\$007A									
reserved	\$007B									
Port H data (PORTH)	\$007C	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0	undefined
Data direction H (DDRH)	\$007D	DDH7	DDH6	DDH5	DDH4	DDH3	DDH2	DDH1	DDH0	0000 0000
Port G data (PORTG)	\$007E	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0	undefined
Data direction G (DDRG)	\$007F	DDG7	DDG6	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	0000 0000

#### KEY

- <sup>‡</sup> Applies only to EPROM devices
- x State on reset depends on mode selected
- u State of bit on reset is undefined

# 3.3 System initialization

Registers and bits that control initialization and the basic operation of the MCU are protected against writes except under special circumstances. The following table lists registers that can be written only once after reset, or that must be written within the first 64 cycles after reset.

Table 3-3 Registers with limited write access

Register address	Register name	Must be written in first 64 cycles	Write once only
\$x024	Timer interrupt mask register 2 (TMSK2)	(1)	_
\$x035	Block protect register (BPROT)	(2)	_
\$x037	EEPROM mapping register (INIT2)	No	Yes
\$x038	System configuration options register 2 (OPT2)	No	(3)
\$x039	System configuration options register (OPTION)	(4)	_
\$x03D	RAM and I/O map register (INIT)	Yes	_

- (1) Bits 1 and 0 can be written once and only in first 64 cycles; when SMOD = 1, however, these bits can be written at any time. All other bits can be written at any time.
- (2) Bits can be written to zero once and only in first 64 cycles or in special modes. Bits can be set to one at any time.
- (3) Bit 4 (IRVNE) can be written only once.
- (4) Bits 5, 4, 2, 1, and 0 can be written once and only in first 64 cycles; when SMOD = 1, however, bits 5, 4, 2, 1, and 0 can be written at any time. All other bits can be written at any time.

#### 3.3.1 Mode selection

The four mode variations are selected by the logic states of the mode A (MODA) and mode B (MODB) pins during reset. The MODA and MODB logic levels determine the logic state of special mode (SMOD) and the mode A (MDA) control bits in the highest priority I-bit interrupt and miscellaneous (HPRIO) register.

After reset is released, the mode select pins no longer influence the MCU operating mode. In single chip operating mode, MODA pin is connected to a logic zero. In expanded mode, MODA is normally connected to  $V_{DD}$  through a pull-up resistor of 4.7 k $\Omega$ . The MODA pin also functions as the load instruction register ( $\overline{LIR}$ ) pin when the MCU is not in reset. The open-drain active low  $\overline{LIR}$  output pin drives low during the first E cycle of each instruction. The MODB pin also functions as the stand-by power input (VSTBY), which allows the RAM contents to be maintained in the absence of  $V_{DD}$ .

Refer to Table 3-4, which is a summary of mode pin operation, the mode control bits and the four operating modes.

A normal mode is selected when MODB is logic one during reset. One of three reset vectors is fetched from address \$FFFA-\$FFFF, and program execution begins from the address indicated by this vector. If MODB is logic zero during reset, the special mode reset vector is fetched from addresses \$BFFA-\$BFFF and software has access to special test features. Refer to Section 10.

# 3.3.1.1 HPRIO — Highest priority I-bit interrupt & misc. register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Highest priority interrupt (HPRIO)	\$003C	RBOOT	SMOD	MDA	PSEL4	PSEL3	PSEL2	PSEL1	PSEL0	xxx0 0110

Note: RBOOT, SMOD and MDA bits depend on the power-up initialization mode and can only be written in special modes when SMOD = 1. Refer to Table 3-4.

#### **RBOOT** — Read bootstrap ROM

- 1 (set) Bootloader ROM enabled, at \$BE40-\$BFFF.
- 0 (clear) Bootloader ROM disabled and not in map.

#### SMOD — Special mode select

- 1 (set) Special mode variation in effect.
- 0 (clear) Normal mode variation in effect.

Once cleared, cannot be set again.

#### MDA — Mode select A

- 1 (set) Normal expanded or special test mode. (Expanded buses active.)
- 0 (clear) Normal single chip or special bootstrap mode. (Ports active.)

Table 3-4 Hardware mode select summary

Inp	uts	Mode	Control bits in HPRIO (latched at reset)					
MODB	MODA		RBOOT	SMOD	MDA			
1	0	Single chip	0	0	0			
1	1	Expanded	0	0	1			
0	0	Special bootstrap	1	1	0			
0	1	Special test	0	1	1			

## 3.3.2 Initialization

Because bits in the following registers control the basic configuration of the MCU, an accidental change of their values could cause serious system problems. The protection mechanism, overridden in special operating modes, requires a write to the protected bits only within the first 64 bus cycles after any reset, or only once after each reset. See Table 3-3.

# 3.3.2.1 CONFIG — System configuration register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Configuration control (CONFIG)	\$003F	ROMAD	1	1	PAREN	NOSEC	NOCOP	ROMON	EEON	x11x 1xxx

CONFIG controls the presence and/or location of ROM and EEPROM in the memory map and enables the COP watchdog system. A security feature that protects data in EEPROM and RAM is available on mask programmed MCUs, controlled by the NOSEC bit. Refer to Section 3.4.4.

CONFIG is made up of EEPROM cells and static working latches. The operation of the MCU is controlled directly by these latches and not the EEPROM byte. When programming the CONFIG register, the EEPROM byte is accessed. When the CONFIG register is read, the static latches are accessed.

These bits can be read at any time. The value read is the one latched into the register from the EEPROM cells during the last reset sequence. A new value programmed into this register is not readable until after a subsequent reset sequence. Unused bits always read as ones.

If SMOD = 1, CONFIG bits can be written at any time. If SMOD = 0, CONFIG bits can only be written using the EEPROM programming sequence, and are neither readable nor active until latched via the next reset.

#### ROMAD — ROM mapping control

1 (set) - ROM addressed from \$8000 to \$FFFF.

0 (clear) - ROM addressed from \$0000 to \$7FFF (expanded mode only).

In single chip mode, reset sets this bit.

Bits [6,5] — Not implemented; always read one

#### PAREN — Pull-up assignment register enable (refer to Section 4)

1 (set) - PPAR register enabled; pull-ups can be enabled using PPAR.

0 (clear) - PPAR register disabled; all pull-ups disabled.

#### **NOSEC** — **EEPROM security disabled** (refer to Section 3.4.4)

- 1 (set) Disable security.
- 0 (clear) Enable security.

#### NOCOP — COP system disable (refer to Section 10)

- 1 (set) COP system disabled.
- 0 (clear) COP system enabled (forces reset on timeout).

#### ROMON — ROM enable

- 1 (set) ROM included in the memory map.
- 0 (clear) ROM excluded from the memory map.

In single chip mode, reset sets this bit. In special test mode, reset clears ROMON.

#### EEON — EEPROM enable

- 1 (set) EEPROM included in the memory map.
- 0 (clear) EEPROM is excluded from the memory map.

# 3.3.2.2 INIT — RAM and I/O mapping register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
RAM & I/O mapping (INIT)	\$003D	RAM3	RAM2	RAM1	RAM0	REG3	REG2	REG1	REG0	0000 0000	

The internal registers used to control the operation of the MCU can be relocated on 4k boundaries within the memory space with the use of INIT. This 8-bit special-purpose register can change the default locations of the RAM and control registers within the MCU memory map. It can be written to only once within the first 64 E clock cycles after a reset. It then becomes a read-only register.

#### RAM[3:0] — RAM map position

These four bits, which specify the upper hexadecimal digit of the RAM address, control the position of the RAM in the memory map. The RAM can be positioned at the beginning of any 4k page in the memory map. Refer to Table 3-5.

#### REG[3:0] — 128-byte register block position

These four bits specify the upper hexadecimal digit of the address for the 128-byte block of internal registers. The register block is positioned at the beginning of any 4k page in the memory map. Refer to Table 3-5.

RAM[3:0]	Location
0000	\$0000-\$03FF
0001	\$1000-\$13FF
0010	\$2000-\$23FF
0011	\$3000-\$33FF
0100	\$4000-\$43FF
0101	\$5000-\$53FF
0110	\$6000-\$63FF
0111	\$7000-\$73FF
1000	\$8000-\$83FF
1001	\$9000-\$93FF
1010	\$A000-\$A3FF
1011	\$B000-\$B3FF
1100	\$C000-\$C3FF
1101	\$D000-\$D3FF
1110	\$E000-\$E3FF
1111	\$F000-\$F3FF

REG[3:0]	Location
0000	\$0000-\$007F
0001	\$1000-\$107F
0010	\$2000-\$207F
0011	\$3000-\$307F
0100	\$4000-\$407F
0101	\$5000-\$507F
0110	\$6000-\$607F
0111	\$7000-\$707F
1000	\$8000-\$807F
1001	\$9000-\$907F
1010	\$A000-\$A07F
1011	\$B000-\$B07F
1100	\$C000-\$C07F
1101	\$D000-\$D07F
1110	\$E000-\$E07F
1111	\$F000-\$F07F

Note: When the memory map has the 128-byte register block mapped at the same location as RAM, the registers have priority and the RAM is relocated to the memory space immediately following the register block. This mapping feature keeps all the RAM

available for use. Refer to Figure 3-2, which illustrates the overlap.

\$x000 \$x000 RAM A Register block \$x07F \$x07F \$x080 \$x080 RAM B RAM B \$x3FF \$x3FF \$x400 RAM A \$x47F Register and RAM mapped Register and RAM mapped to different 4k boundaries. to the same 4k boundary.

Figure 3-2 RAM and register overlap

# 3.3.2.3 INIT2 — EEPROM mapping and MI BUS delay register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
EEPROM mapping (INIT2)	\$0037	EE3	EE2	EE1	EE0	M3DL1	M3DL0	M2DL1	M2DL0	0000 0000	

This register determines the location of EEPROM in the memory map. INIT2 may be read at any time but bits 7–4 may be written only once after reset in normal modes (bits 3–0 may be written at any time).

#### EE[3:0] — EEPROM map position

EEPROM is located at \$xD80-\$xFFF, where x is the hexadecimal digit represented by EE[3:0]. Refer to Table 3-6.

Table 3-6 EEPROM remapping

EE[3:0]	Location
0000	\$0D80-\$0FFF
0001	\$1D80-\$1FFF
0010	\$2D80-\$2FFF
0011	\$3D80-\$3FFF
0100	\$4D80-\$4FFF
0101	\$5D80-\$5FFF
0110	\$6D80-\$6FFF
0111	\$7D80-\$7FFF
1000	\$8D80-\$8FFF
1001	\$9D80-\$9FFF
1010	\$AD80-\$AFFF
1011	\$BD80-\$BFFF
1100	\$CD80-\$CFFF
1101	\$DD80-\$DFFF
1110	\$ED80-\$EFFF
1111	\$FD80-\$FFFF

M3DL1, M3DL0, M2DL1, M2DL0 — MI BUS delay select (refer to Section 6)

# 3.3.2.4 OPTION — System configuration options register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
System config. options 1 (OPTION)	\$0039	ADPU	CSEL	IRQE	DLY	CME	FCME	CR1	CR0	0001 0000

The 8-bit special-purpose OPTION register sets internal system configuration options during initialization. The time protected control bits, IRQE, DLY, FCME and CR[1:0] can be written only once in the first 64 cycles after a reset and then they become read-only bits. This minimizes the possibility of any accidental changes to the system configuration. They may be written at any time in special modes.

#### ADPU — A/D power-up (refer to Section 9)

- 1 (set) A/D system power enabled.
- 0 (clear) A/D system disabled, to reduce supply current.

After enabling the A/D power, at least 100 µs should be allowed for system stabilization.

#### **CSEL** — **Clock select** (refer to Section 9)

- 1 (set) A/D and EEPROM use internal RC clock source (about 1.5MHz).
- 0 (clear) A/D and EEPROM use system E clock (must be at least 1 MHz).

Selects alternate clock source for on-chip EEPROM and A/D charge pumps. The on-chip RC clock should be used when the E clock frequency falls below 1 MHz.

#### IRQE — Configure IRQ for falling edge sensitive operation

- 1 (set) Falling edge sensitive operation.
- 0 (clear) Low level sensitive operation.

#### DLY — Enable oscillator start-up delay

- 1 (set) A delay of approximately 4064 E clock cycles is imposed as the MCU is started up from the STOP mode.
- 0 (clear) The oscillator start-up delay coming out of STOP is bypassed and the MCU resumes processing within about four bus cycles. A stable external oscillator is required if this option is selected.

#### **CME** — **Clock monitor enable** (refer to Section 10)

- 1 (set) Clock monitor enabled.
- 0 (clear) Clock monitor disabled.

In order to use both STOP and clock monitor, the CME bit should be set before executing STOP, then set again after recovering from STOP.

#### **FCME** — Force clock monitor enable (refer to Section 10)

- 1 (set) Clock monitor enabled; cannot be disabled until next reset.
- 0 (clear) Clock monitor follows the state of the CME bit.

When FCME is set, slow or stopped clocks will cause a clock failure reset sequence. To utilize STOP mode, FCME should always be cleared.

#### **CR[1:0]** — **COP timer rate select bits** (refer to Section 10)

These control bits determine a scaling factor for the watchdog timer.

# 3.3.2.5 OPT2 — System configuration options register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
System config. options 2 (OPT2)	\$0038	LIRDV	CWOM	STRCH	IRVNE	LSBF	SPR2	0	0	000x 0000

#### LIRDV — LIR driven

- 1 (set) Enable LIR drive high pulse.
- 0 (clear) LIR only driven low (requires pull-up on pin).

In single chip and bootstrap modes, this bit has no meaning or effect. The LIR pin is normally configured for wired-OR operation (only pulls low). In order to detect consecutive instructions in a high-speed application, this signal can be made to drive high for a quarter of a cycle to prevent false triggering.

#### CWOM — Port C wired-OR mode

- 1 (set) Port C outputs are open-drain.
- 0 (clear) Port C operates normally.

#### STRCH — Stretch external accesses

- 1 (set) Off-chip accesses are extended by one E clock cycle.
- 0 (clear) Normal operation.

When this bit is set, off-chip accesses of addresses \$0000–\$7FFF (\$8000–\$FFFF, if ROMAD is clear) are extended by one E clock cycle to allow access to slow peripherals. The E clock stretches externally, but the internal clocks are not affected, so that timers and serial systems are not corrupted. In single chip and boot modes this bit has no effect.

IRVNE can be written once in any user mode. In **expanded modes**, IRVNE determines whether IRV is on or off. In special test mode, IRVNE is reset to one. In all other modes, IRVNE is reset to zero.

- 1 (set) Data from internal reads is driven out of the external data bus.
- 0 (clear) No visibility of internal reads on external bus.

In single chip modes this bit determines whether the E clock drives out from the chip.

- 1 (set) E pin is driven low.
- 0 (clear) E clock is driven out from the chip.

Refer to the following table for a summary of the operation immediately following reset.

Mode	IRVNE after reset	E clock after reset	IRV after reset	IRVNE affects only	IRVNE can be written	
Single chip	0	On	Off	Е	Once	
Expanded	0	On	Off	IRV	Once	
Boot	0	On	Off	Е	Once	
Special test	1	On	On	IRV	Unlimited	

#### **LSBF** — **LSB-first enable** (refer to Section 7)

- 1 (set) Data is transferred LSB first.
- 0 (clear) Data is transferred MSB first.

#### SPR2 — SPI clock rate select (refer to Section 7)

This bit adds a divide-by-four to the SPI clock chain.

Bits 1, 0 — not implemented; always read zero.

# 3.3.2.6 BPROT — Block protect register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Block protect (BPROT)	\$0035	BULKP	0	BPRT4	PTCON	BPRT3	BPRT2	BPRT1	BPRT0	1011 1111

BPROT prevents accidental writes to EEPROM and the CONFIG register. The bits in this register can be written to zero only once during the first 64 E clock cycles after reset in the normal modes; they can be set at any time. Once the bits are cleared, the EEPROM array and the CONFIG register can be programmed or erased. Setting the bits in the BPROT register to logic one protects the EEPROM and CONFIG register until the next reset. Refer to Table 3-7.

#### **BULKP** — Bulk erase of **EEPROM** protect

- 1 (set) EEPROM cannot be bulk or row erased.
- 0 (clear) EEPROM can be bulk erased normally.

Bit 6 — not implemented; always reads zero.

#### BPRT4 — Block protect bit for top 128 bytes of EEPROM (see below)

#### PTCON — Protect for CONFIG register

- 1 (set) CONFIG register cannot be programmed or erased.
- 0 (clear) CONFIG register can be programmed or erased normally.

Note that, in special modes, CONFIG may be written regardless of the state of PTCON.

#### BPRT[4:0] — Block protect bits for EEPROM

- (set) Protection is enabled for associated block; it cannot be programmed or erased.
- 0 (clear) Protection disabled for associated block.

Each of these five bits protects a block of EEPROM against writing or erasure, as follows:

Table 3-7 EEPROM block protect

Bit name	Block protected	Block size
BPRT0	\$xD80-\$xD9F	32 bytes
BPRT1	\$xDA0-\$xDDF	64 bytes
BPRT2	\$xDE0-\$xE5F	128 bytes
BPRT3	\$xE60-\$xF7F	288 bytes
BPRT4	\$xF80-\$xFFF	128 bytes

# 3.3.2.7 TMSK2 — Timer interrupt mask register 2

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset Timer interrupt mask 2 (TMSK2) \$0024 TOI RTII PAOVI PAII 0 PR1 PR0 0000 0000

PR[1:0] are time-protected control bits and can be changed only once and then only within the first 64 bus cycles after reset in normal modes.

Note: Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

#### TOI — Timer overflow interrupt enable

- 1 (set) Interrupt requested when TOF is set.
- 0 (clear) TOF interrupts disabled.

#### RTII — Real-time interrupt enable

- 1 (set) Interrupt requested when RTIF set.
- 0 (clear) RTIF interrupts disabled.

#### PAOVI — Pulse accumulator overflow interrupt enable (Refer to Section 8)

- 1 (set) Interrupt requested when PAOVF set.
- 0 (clear) PAOVF interrupts disabled.

#### PAII — Pulse accumulator interrupt enable (Refer to Section 8)

- 1 (set) Interrupt requested when PAIF set.
- 0 (clear) PAIF interrupts disabled.

#### PR[1:0] — Timer prescaler select

These two bits select the prescale rate for the main 16-bit free-running timer system. These bits can be written only once during the first 64 E clock cycles after reset in normal modes, or at any time in special modes. Refer to the following table:

PR[1:0]	Prescale factor
0 0	1
0 1	4
10	8
11	16

# 3.4 EPROM, EEPROM and CONFIG register

#### 3.4.1 *EPROM*

Using the on-chip EPROM programming feature requires an external power supply ( $V_{PPE}$ ). Normal programming is accomplished using the EPROG register. Program EPROM at room temperature only and place an opaque label over the quartz window after programming.

The erased state of each EPROM byte is \$FF.

# 3.4.1.1 EPROG — EPROM programming control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
EPROM programming (EPROG)	\$002B	MBE	0	ELAT	EXCOL	EXROW	0	0	EPGM	0000 0000	

#### MBE — Multiple byte program enable

- 1 (set) Program four bytes with the same data.
- 0 (clear) Normal programming.

When programming four bytes simultaneously, address bits 7 and 4 are ignored, hence a write to, for example, \$99 will actually program \$09, \$19, \$89 and \$99 (i.e. %x00x 1001). This bit may be read or written only in special modes; it will always read zero in normal modes.

Bits 6, 2, 1 — Not implemented; always read zero.

#### ELAT — EPROM latch control

- 1 (set) EPROM address and data buses configured for programming.
  EPROM cannot be read.
- 0 (clear) EPROM address and data buses configured for normal operation.

When set, this bit causes the address and data for writes to the EPROM to be latched. ELAT may be read and written at any time.

#### EXCOL — Select extra columns

- 1 (set) User array disabled; extra column selected.
- 0 (clear) User array selected.

The extra column may be accessed at bit 7; addresses use bits 11–5, bits 4–0 must be ones. The EXCOL bit always reads zero in normal modes and may be read or written only in special modes.

```
    User array disabled; extra rows selected.
```

0 (clear) - User array selected.

There are four extra rows (two in each block). Addresses use bits 6-0, bits 11-7 must be zeros. (The high nibble determines which 16k block is accessed.) The EXROW bit always reads zero in normal modes and may be read or written only in special modes.

#### EPGM — EPROM program command

```
Programming voltage (V_{PPF}) switched to the EPROM array.
1 (set)
```

0 (clear) - Programming voltage (V<sub>PPF</sub>) disconnected from the EPROM array.

This bit can be read at any time, but may only be written if ELAT is set.

Note: If ELAT = 0 (normal operation) then EPGM = 0 (programming voltage disconnected).

#### **EPROM** programming 3.4.1.2

The EPROM may be programmed and verified in software, via the MCU, using the following procedure. The ROMON bit in the CONFIG register should be set. On entry, A contains the data to be programmed and X contains the EPROM address.

```
EPROG
      LDAB
              #$20
       STAR
              $102B Set ELAT bit (PGM=0) to enable EPROM latches.
       STAA
              $0, X Store data to EPROM address
       LDAB
              #$21
              $102B Set EPGM bit, with ELAT=1, to enable prog. voltage
       STAB
       JSR
              DLYEP Delay 2-4 ms
       CLR
              $102B
                     Turn off programming voltage and set to READ mode
```

With this method, the EPROM is programmed by software while in the special test or bootstrap mode. User-developed software can be uploaded through the SCI, or a ROM resident EPROM programming utility can be used. To use the resident utility, bootload a three-byte program consisting of a single jump instruction to \$BF00. \$BF00 is the starting address of a resident EPROM programming utility. The utility program sets the X and Y index registers to default values, then receives programming data from an external host and puts it in EPROM. The value in IX determines programming delay time. The value in IY is a pointer to the first address in EPROM to be programmed (default = \$D000). When the utility program is ready to receive programming data, it sends the host an \$FF character; then it waits. When the host sees the \$FF character, the EPROM programming data is sent, starting with location \$D000. After the last byte to be programmed is sent and the corresponding verification data is returned, the programming operation is terminated by resetting the MCU.

#### 3.4.2 **EEPROM**

The 640-byte on-board EEPROM is initially located from \$0D80 to \$0FFF after reset in all modes. It can be mapped to any other 4k boundary by writing to the INIT2 register. The EEPROM is enabled by the EEON bit in the CONFIG register. Programming and erasing is controlled by the PPROG register.

Unlike information stored in ROM, data in the 640 bytes of EEPROM can be erased and reprogrammed under software control. Because programming and erasing operations use an on-chip charge pump driven by  $V_{DD}$ , a separate external power supply is not required.

An internal charge pump supplies the programming voltage. Use of the block protect register (BPROT) prevents inadvertent writes to (or erases of) blocks of EEPROM (see Section 3.3.2.6). The CSEL bit in the OPTION register selects an on-chip oscillator clock for programming and erasing while operating at frequencies below 2MHz. Refer to Section 10.

In special modes there two extra rows and columns of EEPROM, which are used for factory testing. Endurance and data retention specifications do not apply to these cells.

The erased state of each EEPROM byte is \$FF.

# 3.4.2.1 PPROG — EEPROM programming control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
EEPROM programming (PPROG)	\$003B	ODD	EVEN	0	BYTE	ROW	ERASE	EELAT	EEPGM	0000 0000

Note: Writes to EEPROM addresses are inhibited while EEPGM is one. A write to a different EEPROM location is prevented while a program or erase operation is in progress.

#### ODD — Program odd rows in half of EEPROM (Test)

#### EVEN — Program even rows in half of EEPROM (Test)

If both ODD and EVEN are set to one then all odd and even rows in half of the EEPROM will be programmed with the same data, within one programming cycle.

Bit 5 — Not implemented; always reads zero.

#### BYTE — EEPROM byte erase mode

1 (set) - Erase only one byte of EEPROM.

0 (clear) - Row or bulk erase mode used.

- 1 (set) Erase only one 16 byte row of EEPROM.
- 0 (clear) Erase all 640 bytes of EEPROM.

Table 3-8 Erase mode selection

Byte	Row	Action
0	0	Bulk erase (all 640 bytes)
0	1	Row erase (16 bytes)
1	0	Byte erase
1	1	Byte erase

#### ERASE — Erase/normal control for EEPROM

- 1 (set) Erase mode.
- 0 (clear) Normal read or program mode.

#### **EELAT** — **EEPROM** latch control

- 1 (set) EEPROM address and data bus set up for programming or erasing.
- 0 (clear) EEPROM address and data bus set up for normal reads.

When the EELAT bit is cleared, the EEPROM can be read as if it were a ROM. The block protect register has no effect during reads.

#### **EEPGM** — **EEPROM** program command

- 1 (set) Program or erase voltage switched on to EEPROM array.
- 0 (clear) Program or erase voltage switched off to EEPROM array.

During EEPROM programming, the ROW and BYTE bits of PPROG are not used. If the frequency of the E clock is 1MHz or less, set the CSEL bit in the OPTION register. Remember that zeros must be erased by a separate erase operation before programming. The following example of how to program an EEPROM byte assumes that the appropriate bits in BPROT have been cleared.

PROG	LDAB	#\$02	EELAT=1
	STAB	\$103B	Set EELAT bit
	STAA	\$0D80	Store data to EEPROM address
	LDAB	#\$03	EELAT=EEPGM=1
	STAB	\$103B	Turn on programming voltage
	JSR	DLY10	Delay 10 ms
	CLR	\$103B	Turn off high voltage and set to READ mode

#### 3.4.2.2 EEPROM bulk erase

To erase the EEPROM, ensure that the proper bits of the BPROT register are cleared, then complete the following steps using the PPROG register:

- Write to PPROG with the ERASE, EELAT and appropriate BYTE and ROW bits set.
- 2) Write to the appropriate EEPROM address with any data. Row erase only requires a write to any location in the row. Bulk erase is accomplished by writing to any location in the array.
- Write to PPROG with ERASE, EELAT, EEPGM and the appropriate BYTE and ROW bits set.
- 4) Delay for 10 ms.
- 5) Clear the EEPGM bit in PPROG to turn off the high voltage.
- 6) Clear the PPROG register to reconfigure the EEPROM address and data buses for normal operation.

The following is an example of how to bulk erase the 512-byte EEPROM. The CONFIG register is not affected in this example.

BULKE	LDAB	#\$02	EELAT=1
	STAB	\$103B	Set EELAT bit
	STAA	\$0D80	Store data to any EEPROM address
	LDAB	#\$03	EELAT=EEPGM=1
	STAB	\$103B	Turn on programming voltage
	JSR	DLY10	Delay 10 ms
	CLR	\$103B	Turn off high voltage and set to READ mode

#### 3.4.2.3 EEPROM row erase

The following example shows how to perform a fast erase of large sections of EEPROM:

ROWE	LDAB	#\$0E	ROW=ERASE=EELAT=1
	STAB	\$103B	Set to ROW erase mode
	STAB	0,X	Write any data to any address in ROW
	LDAB	#\$0F	ROW=ERASE=EELAT=EEPGM=1
	STAB	\$103B	Turn on high voltage
	JSR	DLY10	Delay 10 ms
	CLR	\$103B	Turn off high voltage and set to READ mode

The following is an example of how to erase a single byte of EEPROM:

BYTEE	LDAB	#\$16	BYTE=ERASE=EELAT=1
	STAB	\$103B	Set to BYTE erase mode
	STAB	0,X	Write any data to address to be erased
	LDAB	#\$17	BYTE=ERASE=EELAT=EEPGM=1
	STAB	\$103B	Turn on high voltage
	JSR	DLY10	Delay 10 ms
	CLR	\$103B	Turn off high voltage and set to READ mode

# 3.4.3 CONFIG register programming

Because the CONFIG register is implemented with EEPROM cells, use EEPROM procedures to erase and program this register. The procedure for programming is the same as for programming a byte in the EEPROM array, except that the CONFIG register address is used. CONFIG can be programmed or erased (including byte erase) while the MCU is operating in any mode, provided that PTCON in BPROT is clear. To change the value in the CONFIG register, complete the following procedure. Do not initiate a reset until the procedure is complete.

- 1) Erase the CONFIG register.
- 2) Program the new value to the CONFIG address.
- 3) Initiate reset.

#### **CONFIG** — System configuration register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Configuration control (CONFIG)	\$003F	ROMAD	1	1	PAREN	NOSEC	NOCOP	ROMON	EEON	x11x 1xxx

For a description of the bits contained in the CONFIG register refer to Section 3.3.2.1.

CONFIG is made up of EEPROM cells and static working latches. The operation of the MCU is controlled directly by these latches and not the EEPROM byte. When programming the CONFIG register, the EEPROM byte is accessed. When the CONFIG register is read, the static latches are accessed.

These bits can be read at any time. The value read is the one latched into the register from the EEPROM cells during the last reset sequence. A new value programmed into this register is not readable until after a subsequent reset sequence. Unused bits always read as ones.

If SMOD = 1, CONFIG bits can be written at any time. If SMOD = 0, CONFIG bits can only be written using the EEPROM programming sequence, and are neither readable nor active until latched via the next reset.

# 3.4.4 RAM and EEPROM security

The optional security feature protects the contents of EEPROM and RAM from unauthorized access. A program, or a key portion of a program, can be protected against duplication. To accomplish this, the protection mechanism restricts operation of protected devices to single chip modes, and thus prevents the memory locations from being monitored externally (single chip modes do not allow visibility of the internal address and data buses). Resident programs, however, have unlimited access to the internal EEPROM and RAM and can read, write, or transfer the contents of these memories. The NOSEC bit in the CONFIG register disables this feature on devices that incorporate it. Contact a Motorola representative for information on the availability of this feature.

If the security feature is present and enabled and bootstrap mode is selected, then the following sequence is performed by the bootstrap program:

- 1) Output \$FF on the SCI.
- 2) Turn block protect off. Clear BPROT register.
- 3) IF EEPROM is enabled, erase it all.
- 4) Verify that the EEPROM is erased; if not, begin sequence again.
- 5) Write \$FF to every RAM byte.
- 6) Erase the CONFIG register.

If all the above operations are successful, the bootloading process continues as if the device has not been secured.

#### **CONFIG** — System configuration register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Configuration control (CONFIG)	\$003F	ROMAD	1	1	PAREN	NOSEC	NOCOP	ROMON	EEON	x11x 1xxx

For a description of the other bits contained in the CONFIG register refer to Section 3.3.2.1.

#### NOSEC — EEPROM security disabled

1 (set) - Disable security.0 (clear) - Enable security.

Note: MC68HC11P2 devices are normally manufactured with NOSEC set to one and the security option is unavailable. On special request, a mask option is selected during fabrication that enables the security mode. On these parts, the secure mode is invoked by programming the NOSEC bit to zero. THIS PAGE INTENTIONALLY LEFT BLANK

# **4**PARALLEL INPUT/OUTPUT

The MC68HC11P2 has up to 54 input/output lines and 8 input-only lines, depending on the operating mode. To enhance the I/O functions, the data bus of this microcontroller is nonmultiplexed. The following table is a summary of the configuration and features of each port.

Table 4-1 Port configuration

Port	Input pins	Output pins	Bidirectional pins	Alternate functions
Α	_	_	8	Timer
В	_	_	8	High order address
С	_	_	8	Data bus
D	_	_	6	SPI and SCI1
Е	8	_	_	A/D converter
F	_	_	8	Low order address
G	_	_	8	R/W on PG7
Н	_	_	8	PWM and SCI2/3 (with MI BUS)

Note:

Do not confuse pin function with the electrical state of that pin at reset. All general-purpose I/O pins that are configured as inputs at reset are in a high-impedance state and the contents of the port data registers are undefined; in port descriptions, a 'u' indicates this condition. The pin function is mode dependent.

#### 4.1 Port A

Port A is an 8-bit bidirectional port, with both data and data direction registers. In addition to their I/O capability, port A pins are shared with timer functions, as shown in the following table.

Pin	Alternate function
PA0	IC3
PA1	IC2
PA2	IC1
PA3	OC5 and/or OC1, or IC4
PA4	OC4 and/or OC1
PA5	OC3 and/or OC1
PA6	OC2 and/or OC1
PA7	PAI and/or OC1

See Section 8 for more information.

On reset the pins are configured as general purpose high-impedance inputs.

# 4.1.1 PORTA — Port A data register

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset Port A data (PORTA) \$0000 PA6 PA<sub>5</sub> PA4 PA3 PA2 undefined

This is a read/write register and is not affected by reset. The bits may be read and written at any time, but, when a pin is allocated to its alternate function, a write to the corresponding register bit has no affect on the pin state.

# 4.1.2 DDRA — Data direction register for port A

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset Data direction A (DDRA) \$0001 DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA0 DDA1 0000 0000

# DDA[7:0] — Data direction for port A

1 (set) — The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

#### 4.2 Port B

Port B is an 8-bit bidirectional port, with both data and data direction registers. In addition to their I/O capability, port B pins are used as the nonmultiplexed high order address pins, as shown in the following table.

Pin	Alternate function
PB0	A8
PB1	A9
PB2	A10
PB3	A11
PB4	A12
PB5	A13
PB6	A14
PB7	A15

In expanded or test mode, the pins become the high order address and port B is not included in the memory map.

The state of the pins on reset is mode dependent. In single chip or bootstrap mode, port B pins are high-impedance inputs with selectable internal pull-up resistors (see Section 4.9). In expanded or test mode, port B pins are high order address outputs and PORTB/DDRB are not in the memory map.

# 4.2.1 PORTB — Port B data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port B data (PORTB)	\$0004	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	undefined

The bits may be read and written at any time and are not affected by reset.

# 4.2.2 DDRB — Data direction register for port B

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Data direction B (DDRB)	\$0002	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	0000 0000

#### DDB[7:0] — Data direction for port B

1 (set) - The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

Port C is an 8-bit bidirectional port, with both data and data direction registers. In addition to their I/O capability, port C pins are used as the nonmultiplexed data bus pins, as shown in the following table.

Pin	Alternate function
PC0	D0
PC1	D1
PC2	D2
PC3	D3
PC4	D4
PC5	D5
PC6	D6
PC7	D7

In expanded or test mode, the pins become the data bus and port C is not included in the memory map.

The state of the pins on reset is mode dependent. In single chip or bootstrap mode, port C pins are high-impedance inputs. In expanded or test modes, port C pins are the data bus I/O and PORTC/DDRC are not in the memory map.

# 4.3.1 PORTC — Port C data register

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset \$0006 PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC0 Port C data (PORTC) undefined

The bits may be read and written at any time and are not affected by reset.

# 4.3.2 DDRC — Data direction register for port C

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset Data direction C (DDRC) \$0007 DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 0000 0000

# DDC[7:0] — Data direction for port C

1 (set) — The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

#### 4.4 Port D

Port D is a 6-bit bidirectional port, with both data and data direction registers. In addition to their I/O capability, port D pins are shared with SCI and SPI functions, as shown in the following table.

Pin	Alternate function	
PD0	RXD1	See Section 5 for
PD1	TXD1	) more information.
PD2	MISO	1
PD3	MOSI	See Section 7 for
PD4	SCK	more information.
PD5	SS	] /

On reset the pins are configured as general purpose high-impedance inputs.

# 4.4.1 PORTD — Port D data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Port D data (PORTD)	\$0008	0	0	PD5	PD4	PD3	PD2	PD1	PD0	undefined

This is a read/write register and is not affected by reset. The bits may be read and written at any time, but, when a pin is allocated to its alternate function, a write to the corresponding register bit has no affect on the pin state.

# 4.4.2 DDRD — Data direction register for port D

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Data direction D (DDRD)	\$0009	0	0	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	0000 0000

Bits [7:6] — Reserved; always read zero

#### DDD[5:0] — Data direction for port D

1 (set) - The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

#### 4.5 Port E

Port E is an 8-bit input-only port. In addition to their input capability, port E pins are shared with A/D functions, as shown in the following table.

Pin	Alternate function
PE0	AD0
PE1	AD1
PE2	AD2
PE3	AD3
PE4	AD4
PE5	AD5
PE6	AD6
PE7	AD7

See Section 9 for more information.

On reset the pins are configured as general purpose high-impedance inputs.

# 4.5.1 PORTE — Port E data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port E data (PORTE)	\$000A	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0	undefined

This is a read-only register and is not affected by reset. The bits may be read at any time.

Note: As port E shares pins with the A/D converter, a read of the this register may affect any conversion currently in progress, if it coincides with the sample portion of the conversion cycle. Hence, normally port E should not be read during the sample portion of any conversion.

#### 4.6 Port F

Port F is an 8-bit bidirectional port, with both data and data direction registers. In addition to their I/O capability, port F pins are used as the non-multiplexed low order address pins, as shown in the following table.

Pin	Alternate function
PF0	A0
PF1	A1
PF2	A2
PF3	A3
PF4	A4
PF5	A5
PF6	A6
PF7	A7

In expanded or test mode, the pins become the low order address and port F is not included in the memory map.

The state of the pins on reset is mode dependent. In single chip or bootstrap mode, port F pins are high-impedance inputs with selectable internal pull-up resistors (see Section 4.9). In expanded or test modes, port F pins are low order address outputs and PORTF/DDRF are not in the memory map.

# 4.6.1 PORTF — Port F data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Port F data (PORTF)	\$0005	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0	undefined

The bits may be read and written at any time and are not affected by reset.

# 4.6.2 DDRF — Data direction register for port F

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Data direction F (DDRF)	\$0003	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	0000 0000

#### DDF[7:0] — Data direction for port F

1 (set) - The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

01-1-

4

Port G is an 8-bit bidirectional port, with both data and data direction registers. In addition to its I/O capability, port G pin 7 (PG7) is used as the  $R/\overline{W}$  pin in expanded and test modes.

The state of PG7 on reset is mode dependent. In single chip or bootstrap mode, PG7 is a high-impedance input. In expanded or test modes, PG7 is the R/W output. The remaining pins (PG[6:0]) are high-impedance inputs, with software selectable internal pull-up resistors (see Section 4.9).

# 4.7.1 PORTG — Port G data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port G data (PORTG)	\$007E	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0	undefined

The bits may be read and written at any time and are not affected by reset.

# 4.7.2 DDRG — Data direction register for port G

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Data direction G (DDRG)	\$007F	DDG7	DDG6	DDG5	DDG4	DDG3	DDG2	DDG1	DDG0	0000 0000	

### DDG[7:0] — Data direction for port G

1 (set) - The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

#### 4.8 Port H

Port H is an 8-bit bidirectional port, with both data and data direction registers. In addition to their I/O capability, port H pins are shared with SCI/MI BUS and PWM functions, as shown in the following table.

Pin	Alternate function		
PH0	PW1	)	
PH1	PW2	See Secti	ion 8 for
PH2	PW3	more info	rmation.
PH3	PW4	)	
PH4	RXD3	) See Secti	ion 5 (SCI)
PH5	TXD3	and Secti	, ,
PH6	RXD2	(MI BUS)	
PH7	TXD2	) informatio	JII.

On reset the pins are configured as general purpose high-impedance inputs with selectable internal resistors. The internal resistors are pull-ups on pins 7–4 and mask selectable pull-ups or pull-downs on pins 3–0 (see Section 4.9).

# 4.8.1 PORTH — Port H data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port H data (PORTH)	\$007C	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0	undefined

This is a read/write register and is not affected by reset. The bits may be read and written at any time, but, when a pin is allocated to its alternate function, a write to the corresponding register bit has no affect on the pin state.

# 4.8.2 DDRH — Data direction register for port H

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Data direction H (DDRH)	\$007D	DDH7	DDH6	DDH5	DDH4	DDH3	DDH2	DDH1	DDH0	0000 0000

#### DDH[7:0] — Data direction for port H

1 (set) — The corresponding pin is configured as an output.

0 (clear) - The corresponding pin is configured as an input.

#### 4.9 Internal pull-up/pull-down resistors

Three of the ports (B, F and G) have internal, software selectable pull-up resistors. Port H can have both pull-up and pull-down resistors, as described below.

#### 4.9.1 PPAR — Port pull-up assignment register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Port pull-up assignment (PPAR)	\$002C	0	0	0	0	HPPUE	GPPUE	FPPUE	BPPUE	0000 1111

Bits [7:4] — Not implemented; always read zero

#### xPPUE — Port x pin pull-up enable

These bits control the on-chip pull-up devices connected to all the pins on I/O ports B, F, G and H. They are collectively enabled or disabled via the PAREN bit in the CONFIG register (see below).

Port x pin on-chip pull-up devices enabled.

0 (clear) - Port x pin on-chip pull-up devices disabled.

Note: Port H [7:4] have pull-up resistors; port H [3:0] have mask selectable pull-down or

pull-up resistors. All eight internal resistors are enabled if HPPUE is set. There is a single mask option to select whether port H [3:0] pins have internal pull-ups

or pull-downs. Unless pull-ups are specified on the order form, pull-downs will be provided on these four pins. This is also a mask option for the MC68HC711P2 EPROM device and must be specified at order entry.

Note: FPPUE and BPPUE have no effect in expanded mode since ports F and B are

dedicated address bus outputs.

# 4.10 System configuration

One bit in each of the following registers is directly concerned with the configuration of the I/O ports. For full details on the other bits in the registers, refer to the appropriate section.

# 4.10.1 OPT2 — System configuration options register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
System config. options 2 (OPT2)	\$0038	LIRDV	CWOM	STRCH	IRVNE	LSBF	SPR2	0	0	000x 0000	

#### **LIRDV** — **LIR driven** (refer to Section 3)

- 1 (set) Enable LIR drive high pulse.
- 0 (clear) LIR only driven low requires pull-up on pin.

#### CWOM — Port C wired-OR mode

- 1 (set) Port C outputs are open-drain.
- 0 (clear) Port C operates normally.

#### STRCH — Stretch external accesses (refer to Section 3)

- 1 (set) Off-chip accesses are extended by one E clock cycle.
- 0 (clear) Normal operation.

#### IRVNE — Internal read visibility/not E (refer to Section 3)

- 1 (set) Data from internal reads is driven out of the external data bus.
- 0 (clear) No visibility of internal reads on external bus.

In single chip mode this bit determines whether the E clock drives out from the chip.

- 1 (set) E pin is driven low.
- 0 (clear) E clock is driven out from the chip.

#### **LSBF** — **LSB first enable** (refer to Section 7)

- 1 (set) Data is transferred LSB first.
- 0 (clear) Data is transferred MSB first.

#### **SPR2** — **SPI clock rate select** (refer to Section 7)

Bits 1, 0 — not implemented; always read zero.

#### **CONFIG** — System configuration register 4.10.2

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset PAREN NOSEC NOCOP ROMON EEON | x11x 1xxx Configuration control (CONFIG) \$003F ROMAD 1

## **ROMAD** — **ROM mapping control** (refer to Section 3)

- ROM addressed from \$8000 to \$FFFF.
- 0 (clear) -ROM addressed from \$0000 to \$7FFF (expanded mode only).

#### Bits 6.5 — Not implemented; always read one

#### PAREN — Pull-up assignment register enable

- 1 (set) PPAR register enabled; pull-ups can be enabled using PPAR.
- 0 (clear) PPAR register disabled; all pull-ups disabled.

#### NOSEC — EEPROM security disabled (refer to Section 3)

- 1 (set) -Disable security.
- 0 (clear) -Enable security.

#### **NOCOP** — **COP system disable** (refer to Section 10)

- 1 (set) COP system disabled.
- 0 (clear) COP system enabled (forces reset on timeout).

#### **ROMON** — **ROM enable** (refer to Section 3)

- 1 (set) ROM present in the memory map.
- 0 (clear) -ROM disabled from the memory map.

#### **EEON** — **EEPROM enable** (refer to Section 3)

- 1 (set) EEPROM is present in the memory map.
- 0 (clear) EEPROM is disabled from the memory map.

# 5 SERIAL COMMUNICATIONS INTERFACE<sup>†</sup>

The serial communications interface (SCI) is a universal asynchronous receiver transmitter (UART). It has a non-return to zero (NRZ) format (one start, eight or nine data, and one stop bit) that is compatible with standard RS-232 systems.

The SCI shares I/O with two of port D's pins:

Pin	Alternate function
PD0	RXD1
PD1	TXD1

The SCI transmit and receive functions are enabled by TE and RE respectively, in SCCR2.

The SCI features enabled on this MCU include: 13-bit modulus prescaler; idle line detect; receiver-active flag; transmitter and receiver hardware parity. A block diagram of the enhanced baud rate generator is shown in Figure 5-1. See Table 5-1 for example baud rate control values.




Figure 5-1 SCI baud rate generator circuit diagram

<sup>†</sup> The MC68HC11P2 contains three serial communications interfaces, all having similar operation. For ease of reference, a full description of SCI1 (PD0/RXD1, PD1/TXD1) is given first, followed by summaries for SCI2 (Section 5.8.1) and SCI3 (Section 5.8.2), detailing their differences.

#### 5.1 Data format

The serial data format requires the following conditions:

- An idle-line condition before transmission or reception of a message.
- A start bit, logic zero, transmitted or received, that indicates the start of each character.
- Data that is transmitted and received least significant bit (LSB) first.
- A stop bit, logic one, used to indicate the end of a frame. (A frame consists
  of a start bit, a character of eight or nine data bits, and a stop bit.)
- A break (defined as the transmission or reception of a logic zero for some multiple number of frames).

Selection of the word length is controlled by the M bit of SCCR1.

# 5.2 Transmit operation

The SCI transmitter includes a parallel data register (SCDRH/SCDRL) and a serial shift register. The contents of the shift register can only be written through the serial data registers. This double buffered operation allows a character to be shifted out serially while another character is waiting in the serial data registers to be transferred into the shift register. The output of the shift register is applied to TXD as long as transmission is in progress or the transmit enable (TE) bit of serial communication control register 2 (SCCR2) is set. The block diagram, Figure 5-2, shows the transmit serial shift register and the buffer logic at the top of the figure.

# 5.3 Receive operation

During receive operations, the transmit sequence is reversed. The serial shift register receives data and transfers it to the parallel receive data registers (SCDRH/SCDRL) as a complete word. This double buffered operation allows a character to be shifted in serially while another character is still in the serial data registers. An advanced data recovery scheme distinguishes valid data from noise in the serial data stream. The data input is selectively sampled to detect receive data, and majority sampling logic determines the value and integrity of each bit.




Figure 5-2 SCI1 block diagram

# 5.4 Wakeup feature

The wakeup feature reduces SCI service overhead in multiple receiver systems. Software for each receiver evaluates the first character or frame of each message. All receivers are placed in wakeup mode by writing a one to the RWU bit in the SCCR2 register. When RWU is set, the receiver-related status flags (RDRF, IDLE, OR, NF, FE, and PF) are inhibited (cannot be set). Although RWU can be cleared by a software write to SCCR2, to do so would be unusual. Normally RWU is set by software and is cleared automatically with hardware. Whenever a new message begins, logic alerts the dormant receivers to wake up and evaluate the initial character of the new message.

Two methods of wakeup are available: idle-line wakeup and address mark wakeup. During idle-line wakeup, a dormant receiver activates as soon as the RXD line becomes idle. In the address mark wakeup, logic one in the most significant bit (MSB) of a character activates all sleeping receivers. To use either receiver wakeup method, establish a software addressing scheme to allow the transmitting devices to direct messages to individual receivers or to groups of receivers. This addressing scheme can take any form as long as all transmitting and receiving devices are programmed to understand the same scheme.

# 5.4.1 Idle-line wakeup

Clearing the WAKE bit in SCCR1 register enables idle-line wakeup mode. In idle-line wakeup mode, all receivers are active (RWU bit in SCCR2 = 0) when each message begins. The first frames of each message are addressing frames. Each receiver in the system evaluates the addressing frames of a message to determine if the message is intended for that receiver. When a receiver finds that the message is not intended for it, it sets the RWU bit. Once set, the RWU control bit disables all but the necessary receivers for the remainder of the message, thus reducing software overhead for the remainder of that message. As soon as an idle line is detected by receiver logic, hardware automatically clears the RWU bit so that the first frames of the next message can be evaluated by all receivers in the system. This type of receiver wakeup requires a minimum of one idle frame time between messages, and no idle time between frames within a message.

# 5.4.2 Address-mark wakeup

Setting the WAKE bit in SCCR1 register enables address-mark wakeup mode. The address-mark wakeup method uses the MSB of each frame to differentiate between address information (MSB = 1) and actual message data (MSB = 0). All frames consist of seven information bits (eight bits if M bit in SCCR1 = 1) and an MSB which, when set to one, indicates an address frame. The first frames of each message are addressing frames. Receiver logic evaluates these marked frames to determine the receivers for which that message is intended. When a receiver finds that the message is not intended for it, it sets the RWU bit. Once set, the RWU control bit disables all but the necessary receivers for the remainder of the message, thus reducing software overhead

for the remainder of that message. When the next message begins, its first frame will have the MSB set which will automatically clear the RWU bit and indicate that this is an addressing frame. This frame is always the first frame received after wakeup because the RWU bit is cleared before the stop bit for the first frame is received. This method of wakeup allows messages to include idle times, however, there is a loss in efficiency due to the extra bit time required for the address bit in each frame.

### 5.5 SCI error detection

Four error conditions can occur during SCI operation. These error conditions are: serial data register overrun, received bit noise, framing, and parity error. Four bits (OR, NF, FE, and PF) in serial communications status register 1 (SCSR1) indicate if one of these error conditions exists.

The overrun error (OR) bit is set when the next byte is ready to be transferred from the receive shift register to the serial data registers (SCDRH/SCDRL) and the registers are already full (RDRF bit is set). When an overrun error occurs, the data that caused the overrun is lost and the data that was already in serial data registers is not disturbed. The OR is cleared when the SCSR is read (with OR set), followed by a read of the SCI data registers.

The noise flag (NF) bit is set if there is noise on any of the received bits, including the start and stop bits. The NF bit is not set until the RDRF flag is set. The NF bit is cleared when the SCSR is read (with FE equal to one) followed by a read of the SCI data registers.

When no stop bit is detected in the received data character, the framing error (FE) bit is set. FE is set at the same time as the RDRF. If the byte received causes both framing and overrun errors, the processor only recognizes the overrun error. The framing error flag inhibits further transfer of data into the SCI data registers until it is cleared. The FE bit is cleared when the SCSR is read (with FE equal to one) followed by a read of the SCI data registers.

The parity error flag (PF) is set if received data has incorrect parity. The flag is cleared by a read of SCSR1 with PE set, followed by a read of SCDR.

# 5.6 SCI registers

There are eight addressable registers in the SCI. SCBDH, SCBDL, SCCR1, and SCCR2 are control registers. The contents of these registers control functions and indicate conditions within the SCI. The status registers SCSR1 and SCSR2 contain bits that indicate certain conditions within the SCI. SCDRH and SCDRL are SCI data registers. These double buffered registers are used for the transmission and reception of data, and are used to form the 9-bit data word for the SCI. If the SCI is being used with 7 or 8-bit data, only SCDRL needs to be accessed. Note that if 9-bit data format is used, the upper register should be written first to ensure that it is transferred to the transmitter shift register with the lower register.

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset 0000 0000 SCI 1 baud rate high (SCBDH) \$0070 BTST BSPI 0 SBR12 SBR11 SBR10 SBR9 SBR8 SBR5 SBR4 SCI 1 baud rate low (SCBDL) SBR7 SBR6 SBR3 SBR2 SBR1 SBR0 \$0071 0000 0100

The contents of this register determine the baud rate of the SCI.

BTST — Baud register test (Test mode only)

BSPL — Baud rate counter split (Test mode only)

Bit 5 — Not implemented; always reads zero

#### SBR[12:0] — SCI baud rate selects

Use the following formula to calculate SCI baud rate. Refer to the table of baud rate control values for example rates:

SCI band rate = 
$$\frac{ST4XCK}{16 \times (2BR)}$$

where the baud rate control value (BR) is the contents of SCBDH/L (BR = 1, 2, 3,... 8191). BR = 0 disables the baud rate generator. For example, to obtain a baud rate of 1200 with a 12MHz crystal, the baud register (SCBDH/L) should contain \$0138 (see Table 5-1).

Note: ST4XCK may be the output of the PLL circuit or it may be the EXTAL input of the MCU. Selection is made by the MCS bit in the PLLCR (see Section 2.5).

**Table 5-1** Example SCI baud rate control values

Target	Target Crystal frequency (EXTAL)											
baud	8 N	lHz	12 [	ИНz	16 MHz							
rate	Dec value	Hex value	Dec value	Hex value	Dec value	Hex value						
110	2272	\$08E0	3409	\$0D51	4545	\$11C1						
150	1666	\$0682	2500	\$09C4	3333	\$0D05						
300	833	\$0341	1250	\$04E2	1666	\$0682						
600	416	\$01A0	625	\$0271	833	\$0341						
1200	208	\$00D0	312	\$0138	416	\$01A0						
2400	104	\$0068	156	\$009C	208	\$00D0						
4800	52	\$0034	78	\$004E	104	\$0068						
9600	26	\$001A	39	\$0027	52	\$0034						
19200	13	\$000D	20	\$0014	26	\$001A						
38400					13	\$000D						

# 5.6.2 SCCR1 — SCI control register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI 1 control 1 (SCCR1)	\$0072	LOOPS	WOMS	0	М	WAKE	ILT	PE	PT	0000 0000

The SCCR1 register provides the control bits that determine word length and select the method used for the wakeup feature.

#### LOOPS — SCI loop mode enable

- 1 (set) SCI transmit and receive are disconnected from TXD and RXD pins, and transmitter output is fed back into the receiver input.
- 0 (clear) SCI transmit and receive operate normally.

Both the transmitter and receiver must be enabled to use the LOOP mode. When the LOOP mode is enabled, the TXD pin is driven high (idle line state) if the transmitter is enabled.

#### WOMS — Wired-OR mode for SCI pins (PD1, PD0)

- 1 (set) TXD and RXD are open drains if operating as outputs.
- 0 (clear) TXD and RXD operate normally.

Bit 5 — Not implemented; always reads zero

#### M — Mode (select character format)

- 1 (set) Start bit, 9 data bits, 1 stop bit.
- 0 (clear) Start bit, 8 data bits, 1 stop bit.

#### WAKE — Wakeup by address mark/idle

- 1 (set) Wakeup by address mark (most significant data bit set).
- 0 (clear) Wakeup by IDLE line recognition.

#### ILT — Idle line type

- 1 (set) Long (SCI counts ones only after stop bit).
- 0 (clear) Short (SCI counts consecutive ones after start bit).

This bit determines which of two types of idle line detection method is used by the SCI receiver. In short mode the stop bit and any bits that were ones before the stop bit will be considered as part of that string of ones, possibly resulting in erroneous or premature detection of an idle line condition. In long mode the SCI system does not begin counting ones until a stop bit is received.

#### PE — Parity enable

1 (set) - Parity enabled.

0 (clear) - Parity disabled.

#### PT — Parity type

1 (set) – Parity odd (an odd number of ones causes parity bit to be zero, an even number of ones causes parity bit to be one).

0 (clear) - Parity even (an even number of ones causes parity bit to be zero, an odd number of ones causes parity bit to be one).

# 5.6.3 SCCR2 — SCI control register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI 1 control 2 (SCCR2)	\$0073	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	0000 0000

The SCCR2 register provides the control bits that enable or disable individual SCI functions.

#### TIE — Transmit interrupt enable

1 (set) - SCI interrupt requested when TDRE status flag is set.

0 (clear) - TDRE interrupts disabled.

#### TCIE — Transmit complete interrupt enable

1 (set) - SCI interrupt requested when TC status flag is set.

0 (clear) - TC interrupts disabled.

#### RIE — Receiver interrupt enable

1 (set) – SCI interrupt requested when RDRF flag or the OR status flag is set.

0 (clear) - RDRF and OR interrupts disabled.

#### ILIE — Idle line interrupt enable

1 (set) - SCI interrupt requested when IDLE status flag is set.

0 (clear) - IDLE interrupts disabled.

#### TE — Transmitter enable

- 1 (set) Transmitter enabled.
- 0 (clear) Transmitter disabled.

#### RE — Receiver enable

- 1 (set) Receiver enabled.
- 0 (clear) Receiver disabled.

#### RWU — Receiver wakeup control

- 1 (set) Wakeup enabled and receiver interrupts inhibited.
- 0 (clear) Normal SCI receiver.

#### SBK — Send break

- 1 (set) Break codes generated as long as SBK is set.
- 0 (clear) Break generator off.

# 5.6.4 SCSR1 — SCI status register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI 1 status 1 (SCSR1)	\$0074	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	1100 0000

The bits in SCSR1 indicate certain conditions in the SCI hardware and are automatically cleared by special acknowledge sequences.

#### TDRE — Transmit data register empty flag

- 1 (set) SCDR empty.
- 0 (clear) SCDR busy.

This flag is set when SCDR is empty. Clear the TDRE flag by reading SCSR1 with TDRE set and then writing to SCDR.

#### TC — Transmit complete flag

- 1 (set) Transmitter idle.
- 0 (clear) Transmitter busy.

This flag is set when the transmitter is idle (no data, preamble, or break transmission in progress). Clear the TC flag by reading SCSR1 with TC set and then writing to SCDR.

#### RDRF — Receive data register full flag

1 (set) - SCDR full.

0 (clear) - SCDR empty.

Once cleared, IDLE is not set again until the RXD line has been active and becomes idle again. RDRF is set if a received character is ready to be read from SCDR. Clear the RDRF flag by reading SCSR1 with RDRF set and then reading SCDR.

#### IDLE — Idle line detected flag

1 (set) - RXD line is idle.

0 (clear) - RXD line is active.

This flag is set if the RXD line is idle. Once cleared, IDLE is not set again until the RXD line has been active and becomes idle again. The IDLE flag is inhibited when RWU = 1. Clear IDLE by reading SCSR1 with IDLE set and then reading SCDR.

#### OR — Overrun error flag

1 (set) - Overrun detected.

0 (clear) - No overrun.

OR is set if a new character is received before a previously received character is read from SCDR. Clear the OR flag by reading SCSR1 with OR set and then reading SCDR.

#### NF — Noise error flag

1 (set) - Noise detected.

0 (clear) - Unanimous decision.

NF is set if the majority sample logic detects anything other than a unanimous decision. Clear NF by reading SCSR1 with NF set and then reading SCDR.

#### FE — Framing error

1 (set) - Zero detected.

0 (clear) - Stop bit detected.

FE is set when a zero is detected where a stop bit was expected. Clear the FE flag by reading SCSR1 with FE set and then reading SCDR.

#### PF — Parity error flag

1 (set) - Incorrect parity detected.

0 (clear) - Parity correct.

PF is set if received data has incorrect parity. Clear PF by reading SCSR1 with PE set and then reading SCDR.

# 5.6.5 SCSR2 — SCI status register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI 1 status 2 (SCSR2)	\$0075	0	0	0	0	0	0	0	RAF	0000 0000

In the SCSR2 only bit 0 is used, to indicate receiver active. The other seven bits always read zero.

Bits [7:1] — Not implemented; always read zero

#### RAF — Receiver active flag (read only)

1 (set) - A character is being received.

0 (clear) - A character is not being received.

# 5.6.6 SCDRH, SCDRL — SCI data high/low registers

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
SCI 1 data high (SCDRH)	\$0076	R8	T8	0	0	0	0	0	0	undefined
SCI 1 data low (SCDRL)	\$0077	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	undefined

SCDRH/SCDRL is a parallel register that performs two functions. It is the receive data register when it is read, and the transmit data register when it is written. Reads access the receive data buffer and writes access the transmit data buffer. Data received or transmitted is double buffered.

#### R8 — Receiver bit 8

Ninth serial data bit received when SCI is configured for a nine data bit operation

#### T8 — Transmitter bit 8

Ninth serial data bit transmitted when SCI is configured for a nine data bit operation

Bits [5:0] — Not implemented; always read zero

#### R/T[7:0] — Receiver/transmitter data bits [7:0]

SCI data is double buffered in both directions.

# 5.7 Status flags and interrupts

The SCI transmitter has two status flags. These status flags can be read by software (polled) to tell when certain conditions exist. Alternatively, a local interrupt enable bit can be set to enable each of these status conditions to generate interrupt requests. Status flags are automatically set by hardware logic conditions, but must be cleared by software. This provides an interlock mechanism that enables logic to know when software has noticed the status indication. The software clearing sequence for these flags is automatic — functions that are normally performed in response to the status flags also satisfy the conditions of the clearing sequence.

TDRE and TC flags are normally set when the transmitter is first enabled (TE set to one). The TDRE flag indicates there is room in the transmit queue to store another data character in the transmit data register. The TIE bit is the local interrupt mask for TDRE. When TIE is zero, TDRE must be polled. When TIE and TDRE are one, an interrupt is requested.

The TC flag indicates the transmitter has completed the queue. The TCIE bit is the local interrupt mask for TC. When TCIE is zero, TC must be polled; when TCIE is one and TC is one, an interrupt is requested.

Writing a zero to TE requests that the transmitter stop when it can. The transmitter completes any transmission in progress before shutting down. Only an MCU reset can cause the transmitter to stop and shut down immediately. If TE is cleared when the transmitter is already idle, the pin reverts to its general-purpose I/O function (synchronized to the bit-rate clock). If anything is being transmitted when TE is cleared, that character is completed before the pin reverts to general-purpose I/O, but any other characters waiting in the transmit queue are lost. The TC and TDRE flags are set at the completion of this last character, even though TE has been disabled.

# 5.7.1 Receiver flags

The SCI receiver has seven status flags, three of which can generate interrupt requests. The status flags are set by the SCI logic in response to specific conditions in the receiver. These flags can be read (polled) at any time by software. Refer to Figure 5-3, which shows SCI interrupt arbitration.

When an overrun takes place, the new character is lost, and the character that was in its way in the parallel receive data register (RDR) is undisturbed. RDRF is set when a character has been received and transferred into the parallel RDR. The OR flag is set instead of RDRF if overrun occurs. A new character is ready to be transferred into the RDR before a previous character is read from the RDR.

The NF, FE and PF flags provide additional information about the character in the RDR, but do not generate interrupt requests.

The receiver active flag (RAF) indicates that the receiver is busy.

The last receiver status flag and interrupt source come from the IDLE flag. The RXD line is idle if it has constantly been at logic one for a full character time. The IDLE flag is set only after the RXD line has been busy and becomes idle. This prevents repeated interrupts for the time RXD remains idle.




Figure 5-3 Interrupt source resolution within SCI

# 5.8 Additional SCI subsystems

In addition to the subsystem described in the above paragraphs (SCI1), the MC68HC11P2 has two other, similar, SCI modules (SCI2, SCI3). These two systems are identical to that described, with the following exceptions:

SCI2 and SCI3 share I/O with four port H pins:

Pin	Alternate function
PH4	RXD3
PH5	TXD3
PH6	RXD2
PH7	TXD2

- The SCI2 transmit and receive functions are enabled by TE2 and RE2 respectively, in S2CR2; similarly, the SCI3 transmit and receive functions are enabled by TE3 and RE3 respectively, in S3CR2.
- SCI1 functions and data are handled by a register block at \$0070-\$0077.
   The corresponding registers for SCI2 and SCI3 are at addresses
   \$0050-\$0057 and \$005A-\$005F respectively, as shown in the following sections.
- SCI2 and SCI3 share the same baud rate register (at \$0050/51).
- In addition to their SCI functions, these two subsystems are also used for MI BUS, controlled by bit 5 of their respective SCCR1 registers. Refer to Section 6 for full details of MI BUS operation.

#### 5.8.1 SCI2

SCI2 shares I/O with two of port H's pins: receive pin RXD2/PH6 and transmit pin TXD2/PD7. The SCI receive and transmit functions are enabled by RE and TE respectively, in S2CR2.

## 5.8.1.1 S2BDH, S2BDL — SCI2/3 baud rate control registers

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2/3 baud high (S2BDH)	\$0050	B2TST	B2SPL	0	S2B12	S2B11	S2B10	S2B9	S2B8	0000 0000
SCI/MI 2/3 baud low (S2BDL)	\$0051	S2B7	S2B6	S2B5	S2B4	S2B3	S2B2	S2B1	S2B0	0000 0100

The contents of this register determine the baud rate for both SCI2 and SCI3. For details of the bits and the corresponding baud rates see Section 5.6.1. This register also controls the MI BUS clock rate (see Section 6).

# 5.8.1.2 S2CR1 — SCI2 control register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2 control 1 (S2CR1)	\$0052	LOPS2	WOMS2	MIE2	M2	WAKE2	ILT2	PE2	PT2	0000 0000

The S2CR1 register provides the control bits that determine word length and select the method used for the wakeup feature. Bit 5 has an MI BUS control function detailed below (for details of the other bits see Section 5.6.2).

#### MIE2 — Motorola interface bus enable 2

1 (set) - MI BUS is enabled for this subsystem.

0 (clear) - The SCI functions normally.

When MIE2 is set, the SCI2 registers, bits and pins assume the functionality required for MI BUS.

# 5.8.1.3 S2CR2 — SCI2 control register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2 control 2 (S2CR2)	\$0053	TIE2	TCIE2	RIE2	ILIE2	TE2	RE2	RWU2	SBK2	0000 0000

The S2CR2 register provides the control bits that enable or disable individual SCI functions. For details of the bits, see Section 5.6.3.

# 5.8.1.4 S2SR1 — SCI2 status register 1

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset SCI/MI 2 status 1 (S2SR1) \$0054 TDRE2 TC2 RDRF2 IDLE2 OR<sub>2</sub> NF2 FF2 PF2 1100 0000

The bits in S2SR1 indicate certain conditions in the SCI hardware and are automatically cleared by special acknowledge sequences. For details of the bits, see Section 5.6.4.

# 5.8.1.5 S2SR2 — SCI2 status register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2 status 2 (S2SR2)	\$0055	0	0	0	0	0	0	0	RAF2	0000 0000

In the S2SR2 only bit 0 is used, to indicate receiver active (see Section 5.6.5 for details). The other seven bits always read zero.

# 5.8.1.6 S2DRH, S2DRL — SCI2 data high/low registers

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
SCI/MI 2 data high (S2DRH)	\$0056	R8B	T8B	0	0	0	0	0	0	undefined
SCI/MI 2 data low (S2DRL)	\$0057	R7T7B	R6T6B	R5T5B	R4T4B	R3T3B	R2T2B	R1T1B	R0T0B	undefined

S2DRH/S2DRL is a parallel register that performs two functions. It is the receive data register when it is read, and the transmit data register when it is written. Reads access the receive data buffer and writes access the transmit data buffer. Data received or transmitted is double buffered. See Section 5.6.6 for more details.

Ctoto

#### 5.8.2 SCI3

SCI3 shares I/O with two of port H's pins: receive pin RXD3/PH4 and transmit pin TXD3/PD5. The SCI receive and transmit functions are enabled by RE and TE respectively, in S3CR2.

The baud rate of this subsystem is controlled by the baud rate register for SCI2, hence the two SCIs always have the same baud rate.

# 5.8.2.1 S3CR1 — SCI3 control register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
SCI/MI 3 control 1 (S3CR1)	\$005A	LOPS3	WOMS3	MIE3	М3	WAKE3	ILT3	PE3	PT3	0000 0000

The S3CR1 register provides the control bits that determine word length and select the method used for the wakeup feature. Bit 5 has an MI BUS control function detailed below (for details of the other bits see Section 5.6.2).

#### MIE3 — Motorola Interface Bus Enable 3

1 (set) - MI BUS is enabled for this subsystem.

0 (clear) - The SCI functions normally.

When MIE3 is set, the SCI3 registers, bits and pins assume the functionality required for MI BUS.

# 5.8.2.2 S3CR2 — SCI3 control register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 control 2 (S3CR2)	\$005B	TIE3	TCIE3	RIE3	ILIE3	TE3	RE3	RWU3	SBK3	0000 0000

The S3CR2 register provides the control bits that enable or disable individual SCI functions. For details of the bits, see Section 5.6.3.

# 5.8.2.3 S3SR1 — SCI3 status register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 status 1 (S3SR1)	\$005C	TDRE3	TC3	RDRF3	IDLE3	OR3	NF3	FE3	PF3	1100 0000

The bits in S3SR1 indicate certain conditions in the SCI hardware and are automatically cleared by special acknowledge sequences. For details of the bits, see Section 5.6.4.

# 5.8.2.4 S3SR2 — SCI3 status register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 status 2 (S3SR2)	\$005D	0	0	0	0	0	0	0	RAF3	0000 0000

In S3SR2 only bit 0 is used, to indicate receiver active (see Section 5.6.5 for details). The other seven bits always read zero.

# 5.8.2.5 S3DRH, S3DRL — SCI3 data high/low registers

State Address bit 7 bit 6 bit 4 bit 0 bit 5 bit 3 bit 2 bit 1 on reset SCI/MI 3 data high (S3DRH) \$005E R8C T8C undefined SCI/MI 3 data low (S3DRL) \$005F R7T7C | R6T6C | R5T5C | R4T4C | R3T3C | R2T2C | R1T1C | R0T0C undefined

S3DRH/S3DRL is a parallel register that performs two functions. It is the receive data register when it is read, and the transmit data register when it is written. Reads access the receive data buffer and writes access the transmit data buffer. Data received or transmitted is double buffered. See Section 5.6.6 for more details

# 6

# MOTOROLA INTERCONNECT BUS (MI BUS)†

The Motorola Interconnect Bus (MI BUS) is a serial communications protocol which supports distributed real-time control efficiently and with a high degree of noise immunity, at a typical bit rate for the data transfer of 20kHz. The MI BUS is suitable for medium speed networks requiring very low cost multiplex wiring; only one wire is required to connect to slave devices.<sup>‡</sup>

The MI BUS uses a push-pull sequence to transfer data. The master device, which, in this case, is the MC68HC11P2, sends a push field to the slave devices connected to the bus. The push field contains data plus an address that is recognized by one of the slaves. The slave addressed returns data which the master pulls from the MI BUS over the same wire. Specific details of the message format are covered later in this section. The MCU (master) can take the bus at any time, with a start bit that violates the rules of Manchester biphase encoding. Up to eight slave devices may be addressed by the MI BUS. Other features of MI BUS include message validation, error detection, and default value setting.

On the MC68HC11P2 the MI BUS module shares the same pins on port H as the SCI2 and SCI3 modules. Data is transmitted (or 'pushed') via the TXD pin, and received ('pulled') via the RXD pin. While data is being pushed RXD will be disconnected from the receiver circuitry. The message frame is handled automatically in hardware. The MCU register interface is similar to that for the SCI.

Pin	Alternate function
PH4	RXD3
PH5	TXD3
PH6	RXD2
PH7	TXD2

MI BUS2 functions are enabled by MIE2 in S2CR1; MI BUS3 functions by MIE3 in S3CR1.

EB409/D — The MI BUS and Product family for Multiplexing Systems

AN475/D — Single Wire MI BUS Controlling Stepper Motors

BR477/D — Smart Mover - Stepper Motors with Integrated Serial Bus Controller

<sup>†</sup> The MC68HC11P2 contains two similar MI BUS modules. For ease of reference, a full description of MI BUS2 is given, followed by a summary of MI BUS3, detailing its differences.

<sup>‡</sup> Related information on Motorola's MI BUS is contained in the following Motorola publications:

#### 6.1 Push-pull sequence

Communication between the MCU and the slave device always utilizes the same frame organization. First, the MCU sends serial data to the selected device. This data field is called the 'push field'. At the end of the push field, the selected device automatically sends back to the MCU the data held during the push sequence. The MCU reads the serial data sent by the selected device. This data is called the 'pull field' and contains status information followed by the end-of-frame information from the selected device.




Figure 6-1 MI BUS timing

#### 6.1.1 The push field

The push field consists of a start bit, a push synchronization bit, a push data field and a push address field. The start consists of three time slots having the dominant logical state '0'. The start marks the beginning of the message frame by violation of the rule of the Manchester code. The push synchronization bit consists of a biphase coded '0'. Biphase coding will be discussed later. The push data field consists of five bits of biphase coded data. The push address consists of three bits of biphase coded data. Data and address are written to the lower byte of the SCI data register (S2DRL). The push data occupies the lower five bits and the push address occupies the upper three bits of the register.

# 6.1.2 The pull field

The pull field consists of a pull synchronization bit, a pull data field and an end of frame. The pull synchronization bit is a biphase coded '1' and is initiated by the MCU during the time slot after the last address bit of the push field. The pull data field consists of an NRZ coded transmission, each bit taking one time slot. Once shifted in, the pull data is stored in the lower byte of the SCI data register (S2DRL). The end-of-frame field is a square wave signal having a typical frequency of  $20\,\text{kHz}\pm1\%$  tolerance (i.e. the bit rate of the push field) when the data sent to the selected device is valid.

# 6.2 Biphase coding

Manchester biphase L coding is used for the push field bits. Each bit requires two time slots to encode the logic value of the bit. This encoding allows the detection of a single error at the time slot level. Bits are encoded as follows:

- 1 (set) In the first time slot, the logic level is set to zero, followed by a logic level one in the second time slot;
- 0 (clear) In the first time slot, the logic level is set to one, followed by a logic level zero in the second time slot.




Figure 6-2 Biphase coding and error detection

# 6.3 Message validation

The communication between the MCU and the selected device is valid when the MCU reads a pull data field having correct codes (excluding the codes '111' and '000') followed by a square wave signal, having a frequency of 20kHz, contained in the end-of-frame information.

An MI BUS error is detected when the pull field contains the code '111' followed by the end-of-frame permanently tied to logical state '1'. This means that the communication between the MCU and the selected device was not accomplished.

#### 6.3.1 Controller detected errors

There are three different MI BUS error types which are detected by the selected slave device and are not mutually exclusive. The MCU cannot determine which error occurred.

- Noise error Slave devices take two samples in each time slot of the biphase encoded push field. An error occurs when the two samples for each time slot are not the same logical level.
- Biphase error Slave devices receiving the push field detect the biphase code. An error occurs when the two time slots of the biphase code do not yield a logical exclusive-OR function.
- Field error A field error is detected when the fixed-form of the push field is violated.

#### 6.3.2 MCU detected errors

There is a fourth error that can be detected by the MCU. This error causes the noise flag (NF) to be asserted in the S2SR1 (or S3SR1) register during the push field sequence.

Bit error A bit error can be detected by the MCU during the push field. The
MI BUS serial system monitors the bus via on-chip hardware at the RXD pin
at the same time as sending data. A bit error is detected at that bit time when
the value monitored is different from the bit value sent.




Figure 6-3 MI BUS block diagram

# 6.4 Interfacing to MI BUS

Physically the MI BUS consists of only a single wire. In the example shown in Figure 6-4, only a single transistor and a few passive components are required to connect up the MC68HC11P2 for full MI BUS operation.




Figure 6-4 A typical interface between the MC68HC11P2 and the MI BUS

The transistor serves both to drive the MI BUS during the push field and to protect the MCU TX pin from voltage transients generated in the wiring. Without the transistor, EMI could damage the TX pin. Similarly, the input pin (RX) is protected from EMI by clamping it to the MCU supply rails with two diodes. When a load dump occurs, the zener diode (18V) is switched on and hence turns the transistor on; this generates the logic '0' state on the MI BUS. After eight time slots (200 ms) of continuous '0' state, all devices on the MI BUS will have their outputs disabled.

The MI BUS line can take two states, recessive or dominant. The recessive state ('1') is represented by 5V, through a pull-up resistor of  $10k\Omega$ . The dominant state ('0') is represented by a maximum 0.3V (V<sub>CESAT</sub> of the transistor, T1).

The bus load depends on the number of devices on the bus. Each device has a pull-up resistor of  $10k\Omega$ . An external termination resistor is used to stabilize the load resistance of the bus at  $600\Omega$ .

#### 6.5 MI BUS clock rate

The MI BUS clock rate is set via the SCI baud registers. To use the MI BUS the ST4XCK clock frequency that drives the SCI clock generator must be selected to match the minimum resolution of the MI BUS logic. This is expressed by the following formula:

where 'n' is an integer and 20kHz is the minimum Push field bit rate for the MI BUS. Values for ST4XCK could be 1280kHz, 2560kHz, ..., n • 1280kHz. The value 'n' is the modulus for the MI BUS baud register (see Section 6.6.2). The ST4XCK may be the output of the PLL circuit or it may be the EXTAL input of the MCU. This selection is made by setting the MCS bit which is described in Section 2.5.3.1.

#### 6.6 **SCI/MI BUS2 registers**

MI BUS operation is controlled by the same group of registers as is used for the SCI. However the function of some of the bits is modified when in MI BUS mode. A description of the registers, as applicable to the MI BUS function, is given here.

Note: Bits that have no meaning in MI BUS mode are shown shaded to avoid confusion.

#### INIT2 — EEPROM mapping and MI BUS delay register 6.6.1

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset EEPROM mapping (INIT2) \$0037 EE3 EE2 EE1 EE0 M3DL1 | M3DL0 | M2DL1 | M2DL0 | 0000 0000

This register sets the MI BUS delay time. INIT2 may be read at any time but bits 7-4 may be written only once after reset in normal modes (bits 3-0 may be written at any time).

## EE[3:0] — EEPROM map position

EEPROM is located at \$xD80-\$xFFF, where x is the hexadecimal digit represented by EE[3:0]. Refer to Section 3.3.2.3.

#### M3DL1:M3DL0, M2DL1:M2DL0 — MI BUS delay select

These bits are used to set up the delay for the start of the NRZ receive for MI BUS operation as shown (for a 20kHz bit rate) in the following table. Each MI BUS module is controlled by one pair of bits.

MxDL1	MxDL0	Delay factor	Delay time <sup>(1)</sup>
0	0	1	1.5625 µs <sup>(2)</sup>
0	1	2	3.1250 µs
1	0	3	4.6875 µs
1	1	4	6.2500 µs

<sup>(1) 20</sup> kHz bit rate requires 25 µs (40 kHz) time slots.

<sup>(2)</sup>  $25 \mu s \div 16$ 

# 6

# 6.6.2 S2BDH, S2BDL — MI BUS clock rate control registers

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2/3 baud high (S2BDH)	\$0050	B2TST	B2SPL	0	S2B12	S2B11	S2B10	S2B9	S2B8	0000 0000
SCI/MI 2/3 baud low (S2BDL)	\$0051	S2B7	S2B6	S2B5	S2B4	S2B3	S2B2	S2B1	S2B0	0000 0100

The contents of this register determine the clock rate for both MI BUS 2 and MI BUS 3.

#### S2B[12:0] — SCI baud rate/ MI BUS clock rate selects

Use the following formula to calculate MI BUS 2/3 clock rate. Refer to the table of baud rate control values (see Table 5-1) for example rates:

MI BUS clock rate = 
$$\frac{\text{ST4XCK}}{16 \times (2BR)}$$

where the baud rate control value (BR) is the contents of S2BDH/L (BR = 1, 2, 3,... 8191).

BR = 0 disables the clock rate generator.

# 6.6.3 S2CR1 — MI BUS2 control register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2 control 1 (S2CR1)	\$0052	LOPS2	WOMS2	MIE2	M2	WAKE2	ILT2	PE2	PT2	0000 0000

#### WOMS2 — Wired-OR mode for MI BUS2 pins (PH6, PH7)

1 (set) - TXD2 and RXD2 are open drains if operating as outputs.

0 (clear) - TXD2 and RXD2 operate normally.

#### MIE2 — Motorola interface bus enable 2

1 (set) - MI BUS is enabled for this subsystem.

0 (clear) - The SCI functions normally.

When MIE2 is set, the SCI2 registers, bits and pins assume the functionality required for MI BUS.

#### PT2 — MI BUSTX polarity

1 (set) - MI BUS transmit pin will send inverted data.

0 (clear) - MI BUS transmit pin functions normally.

This control bit allows for different driver interfaces between the MCU and the MI BUS wire.

# 6.6.4 S2CR2 — MI BUS2 control register 2

State Address bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 on reset SCI/MI 2 control 2 (S2CR2) \$0053 TIF2 TCIE2 RIE2 ILIE2 TE2 RE2 RWU2 SBK2 0000 0000

### RIE2 — Receiver interrupt enable 2

- 1 (set) MI BUS interrupt requested when RDRF2 flag is set.
- 0 (clear) RDRF2 and OR2 interrupts disabled.

#### TE2 — Transmitter enable 2

- 1 (set) Transmitter enabled and port pin dedicated to the MI BUS.
- 0 (clear) Transmitter disabled.

#### RE2 — Receiver enable 2

- 1 (set) Port pin dedicated to the MI BUS; the receiver is enabled by a pull sync and is inhibited during a push field.
- 0 (clear) Receiver disabled.

#### SBK2 — Send break 2

- 1 (set) MI transmit line is set low for 20 time slots.
- 0 (clear) No action.

When an MI BUS wire is held low for eight or more time slots an internal circuit on any slave device connected to the bus may reset or preset the device with default values.

# 6.6.5 S2SR1 — MI BUS2 status register 1

State Address bit 7 hit 6 bit 5 hit 4 bit 3 hit 2 bit 1 hit 0 on reset SCI/MI 2 status 1 (S2SR1) \$0054 TDRF2 TC2 RDRF2 IDI F2 OR<sub>2</sub> NF2 FF2 PF2 1100 0000

The bits in S2SR1 indicate certain conditions in the MI BUS hardware and are automatically cleared by special acknowledge sequences. The receive related flag bits in S2SR1 (RDRF2, OR2 and NF2) are cleared by a read of this register followed by a read of the transmit/receive data register. However, only those bits that were set when S2SR1 was read will be cleared by the subsequent read of the transmit/receive data register.

## RDRF2 — Receive data register full flag 2

- 1 (set) Contents of the receiver serial shift register have been transferred to the receiver data register.
- 0 (clear) Contents of the receiver serial shift register have not been transferred to the receiver data register.

This bit is set when the contents of the receiver serial shift register have been transferred to the receiver data register.

The EOF (end-of-frame) during an MI BUS pull-field is a continuous square wave, which will result in multiple RDRFs. This may be dealt with in any of the following ways:

- By clearing the RIE2 mask, ignoring unneeded RDRF2s, initiating a push field, waiting for TDRE2<sup>†</sup> and then clearing the RDRF2;
- By clearing the RE2 bit when a pull field is complete, followed by setting the RE2 bit after the TDRE2<sup>†</sup> flag associated with the next push field is asserted;
- By disabling the MI BUS.

#### OR2 — Bit error 2

- 1 (set) A bit error has been detected.
- 0 (clear) No bit error has been detected.

This bit is set when a push field bit value on the MI BUS does not match the bit value that was sent. This is known as an MI BUS bit error. OR2 does not generate an interrupt request in MI BUS mode.

<sup>†</sup> Note that TDREx and TCx will both behave in the same way as during normal SCI transmissions. The MI BUS will still be receiving when the TCx bit becomes set, hence any queued transmission will not start until the current pull field has finished. See also Section 5.6.4.

#### NF2 — Noise error flag 2

1 (set) Noise detected.

0 (clear) - No noise detected.

This bit is set when noise is detected on the receive line during an MI BUS pull field.

#### 6.6.6 S2SR2 — MI BUS2 status register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
SCI/MI 2 status 2 (S2SR2)	\$0055	0	0	0	0	0	0	0	RAF2	0000 0000

# RAF — Receiver active flag (read only)

A character is being received.

0 (clear) - A character is not being received.

#### 6.6.7 S2DRL — MI BUS2 data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 2 data low (S2DRL)	\$0057	R7T7B	R6T6B	R5T5B	R4T4B	R3T3B	R2T2B	R1T1B	R0T0B	undefined
		0	1	0	1	S1	S2	S3	1	Pull field
		A2	A1	A0	D4	D3	D2	D1	D0	Push field

This register forms the 8-bit data/address word for the MI push field and contains the 3-bit data word received as the MI pull field.

#### R/T[7:0] — Receiver/transmitter data bits [7:0]

READ: Reads access the three bits of pull field data (stored in bits 3-1) of the read-only MI BUS receive data register. Bits [7:4, 0] are a fixed data pattern when a valid status and end-of-frame is returned. A valid status is represented by the following data pattern: 0101 xxx1 (bits 7–0), where 'xxx' is the status. All ones in the receive data register indicate that an error occurred on the MI BUS. Bits are received LSB first by the MCU, and the status bits map as shown in the above table.

WRITE: Writes access the eight bits of the write-only MI BUS transmit data register. MI BUS devices require a 5-bit data pattern followed by a 3-bit address pattern to be sent during the push field. The data pattern is mapped to the lowest five bits of the data register and the address to the highest three bits, as shown in the above table. Thus MI-data[4:0] is written to S2DRL[4:0] and MI-address[2:0] is written to S2DRL[7:5].

# 6.7 SCI/MI BUS3 registers

The MI BUS2 and MI BUS3 modules share the MI BUS delay register (INIT2) at \$0037 and the MI BUS2 clock rate register (S2BDH/L) at \$0050–51. The two modules are functionally identical to one another and the registers for MI BUS3 are given here for reference purposes only. All explanations of bit function can be found in the relevant section of the MI BUS2 register descriptions.

# 6.7.1 S3CR1 — MI BUS3 control register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 control 1 (S3CR1)	\$005A	LOPS3	WOMS3	MIE3	МЗ	WAKE3	ILT3	PE3	PT3	0000 0000

# 6.7.2 S3CR2 — MI BUS3 control register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
SCI/MI 3 control 2 (S3CR2)	\$005B	TIE3	TCIE3	RIE3	ILIE3	TE3	RE3	RWU3	SBK3	0000 0000	

# 6.7.3 S3SR1 — MI BUS3 status register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 status 1 (S3SR1)	\$005C	TDRE3	TC3	RDRF3	IDLE3	OR3	NF3	FE3	PF3	1100 0000

# 6.7.4 S3SR2 — MI BUS3 status register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 status 2 (S3SR2)	\$005D	0	0	0	0	0	0	0	RAF3	0000 0000

# 6.7.5 S3DRL — MI BUS3 data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SCI/MI 3 data low (S3DRL)	\$005F	R7T7C	R6T6C	R5T5C	R4T4C	R3T3C	R2T2C	R1T1C	R0T0C	undefined
		0	1	0	1	S1	S2	S3	1	Pull field
		A2	A1	A0	D4	D3	D2	D1	D0	Push field

# THIS PAGE INTENTIONALLY LEFT BLANK

# **7**SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI), an independent serial communications subsystem, allows the MCU to communicate synchronously with peripheral devices, such as transistor-transistor logic (TTL) shift registers, liquid crystal (LCD) display drivers, analog-to-digital converter subsystems, and other microprocessors. The SPI is also capable of inter-processor communication in a multiple master system. The SPI system can be configured as either a master or a slave device, with data rates as high as one half of the E clock rate when configured as a master and as fast as the E clock rate when configured as a slave.

The SPI shares I/O with four of port D's pins and is enabled by SPE in the SPCR:

Pin	Alternate function
PD2	MISO
PD3	MOSI
PD4	SCK
PD5	SS

# 7.1 Functional description

The central element in the SPI system is the block containing the shift register and the read data buffer (see Figure 7-1). The system is single buffered in the transmit direction and double buffered in the receive direction. This means that new data for transmission cannot be written to the shifter until the previous transfer is complete; however, received data is transferred into a parallel read data buffer so the shifter is free to accept a second serial character. As long as the first character is read out of the read data buffer before the next serial character is ready to be transferred, no overrun condition occurs. A single MCU register address is used for reading data from the read data buffer and for writing data to the shifter.

The SPI status block represents the SPI status functions (transfer complete, write collision, and mode fault) performed by the serial peripheral status register (SPSR). The SPI control block represents those functions that control the SPI system through the serial peripheral control register (SPCR).

# 7.2 SPI transfer formats

During an SPI transfer, data is simultaneously transmitted and received. A serial clock line synchronizes shifting and sampling of the information on the two serial data lines. A slave select line allows individual selection of a slave SPI device; slave devices that are not selected do not interfere with SPI bus activities. On a master SPI device, the select line can optionally be used to indicate a multiple master bus contention. Refer to Figure 7-2.




Figure 7-1 SPI block diagram




Figure 7-2 SPI transfer format

# 7.2.1 Clock phase and polarity controls

Software can select one of four combinations of serial clock phase and polarity using two bits in the SPI control register (SPCR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock, and has no significant effect on the transfer format. The clock phase (CPHA) control bit selects one of two different transfer formats. The clock phase and polarity should be identical for the master SPI device and the communicating slave device. In some cases, the phase and polarity are changed between transfers to allow a master device to communicate with peripheral slaves having different requirements.

When CPHA equals zero, the  $\overline{SS}$  line must be deasserted and reasserted between each successive serial byte. Also, if the slave writes data to the SPI data register (SPDR) while  $\overline{SS}$  is low, a write collision error results.

When CPHA equals one, the SS line can remain low between successive transfers.

# 7.3 SPI signals

The following paragraphs contain descriptions of the four SPI signals: master in slave out (MISO), master out slave in (MOSI), serial clock (SCK), and slave select  $\overline{(SS)}$ .

Any SPI output line must have its corresponding data direction bit in DDRD register set. If the DDR bit is clear, that line is disconnected from the SPI logic and becomes a general-purpose input. All SPI input lines are forced to act as inputs regardless of the state of the corresponding DDR bits in DDRD register.

## 7.3.1 Master in slave out

MISO is one of two unidirectional serial data signals. It is an input to a master device and an output from a slave device. The MISO line of a slave device is placed in the high-impedance state if the slave device is not selected.

## 7.3.2 Master out slave in

The MOSI line is the second of the two unidirectional serial data signals. It is an output from a master device and an input to a slave device. The master device places data on the MOSI line a half-cycle before the clock edge that the slave device uses to latch the data.

# 7.3.3 Serial clock

SCK, an input to a slave device, is generated by the master device and synchronizes data movement in and out of the device through the MOSI and MISO lines. Master and slave devices are capable of exchanging a byte of information during a sequence of eight clock cycles.

There are four possible timing relationships that can be chosen by using control bits CPOL and CPHA in the serial peripheral control register (SPCR). Both master and slave devices must operate with the same timing. The SPI clock rate select bits, SPR[1:0], in the SPCR of the master device, select the clock rate. In a slave device, SPR[1:0] have no effect on the operation of the SPI.

# 7.3.4 Slave select

The slave select  $\overline{SS}$  input of a slave device must be externally asserted before a master device can exchange data with the slave device.  $\overline{SS}$  must be low before data transactions begin and must stay low for the duration of the transaction.

The  $\overline{SS}$  line of the master must be held high. If it goes low, a mode fault error flag (MODF) is set in the serial peripheral status register (SPSR). To disable the mode fault circuit, write a one in bit 5 of the port D data direction register. This sets the  $\overline{SS}$  pin to act as a general-purpose output, rather than a dedicated input to the slave select circuit, thus inhibiting the mode fault flag. The other three lines are dedicated to the SPI whenever the serial peripheral interface is on.

The state of the master and slave CPHA bits affects the operation of  $\overline{SS}$ . CPHA settings should be identical for master and slave. When CPHA = 0, the shift clock is the OR of  $\overline{SS}$  with SCK. In this clock phase mode,  $\overline{SS}$  must go high between successive characters in an SPI message. When CPHA = 1,  $\overline{SS}$  can be left low between successive SPI characters. In cases where there is only one SPI slave MCU, its  $\overline{SS}$  line can be tied to  $V_{SS}$  as long as only CPHA = 1 clock mode is used.

# 7.4 SPI system errors

Two kinds of system errors can be detected by the SPI system. The first type of error arises in a multiple-master system when more than one SPI device simultaneously tries to be a master. This error is called a mode fault. The second type of error, write collision, indicates that an attempt was made to write data to the SPDR while a transfer was in progress.

When the SPI system is configured as a master and the  $\overline{SS}$  input line goes to active low, a mode fault error has occurred — usually because two devices have attempted to act as master at the same time. In the case where more than one device is concurrently configured as a master, there is a chance of contention between two pin drivers. For push-pull CMOS drivers, this contention can cause permanent damage. The mode fault detection circuitry attempts to protect the device by disabling the drivers. The MSTR control bit in the SPCR and all four DDRD control bits associated with the SPI are cleared and an interrupt is generated (subject to masking by the SPIE control bit and the I bit in the CCR).

Other precautions may need to be taken to prevent driver damage. If two devices are made masters at the same time, the mode fault detector does not help protect either one unless one of them selects the other as slave. The amount of damage possible depends on the length of time both devices attempt to act as master.

A write collision error occurs if the SPDR is written while a transfer is in progress. Because the SPDR is not double buffered in the transmit direction, writes to SPDR cause data to be written directly into the SPI shift register. Because this write corrupts any transfer in progress, a write collision error is generated. The transfer continues undisturbed, and the write data that caused the error is not written to the shifter.

A write collision is normally a slave error because a slave has no control over when a master initiates a transfer. A master knows when a transfer is in progress, so there is no reason for a master to generate a write-collision error, although the SPI logic can detect write collisions in both master and slave devices.

The SPI configuration determines the characteristics of a transfer in progress. For a master, a transfer begins when data is written to SPDR and ends when SPIF is set. For a slave with CPHA equal to zero, a transfer starts when  $\overline{SS}$  goes low and ends when  $\overline{SS}$  returns high. In this case, SPIF is set at the middle of the eighth SCK cycle when data is transferred from the shifter to the parallel data register, but the transfer is still in progress until  $\overline{SS}$  goes high. For a slave with CPHA equal to one, transfer begins when the SCK line goes to its active level, which is the edge at the beginning of the first SCK cycle. The transfer ends when SPIF is set, for a slave in which CPHA=1.

# 7.5 SPI registers

The three SPI registers, SPCR, SPSR, and SPDR, provide control, status, and data storage functions. Refer to the following information for a description of how these registers are organized.

# 7.5.1 SPCR — Serial peripheral control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SPI control (SPCR)	\$0028	SPIE	SPE	DWOM	MSTR	CPOL	СРНА	SPR1	SPR0	0000 01uu

#### SPIE — Serial peripheral interrupt enable

 1 (set) – A hardware interrupt sequence is requested each time SPIF or MODF is set.

0 (clear) - SPI interrupts are inhibited.

Set the SPIE bit to a one to request a hardware interrupt sequence each time the SPIF or MODF status flag is set. SPI interrupts are inhibited if this bit is clear or if the I bit in the condition code register is one.

## SPE — Serial peripheral system enable

1 (set) - Port D [5:2] is dedicated to the SPI.

0 (clear) - Port D has its default I/O functions.

When the SPE bit is set, the port D pins 2, 3, 4, and 5 are dedicated to the SPI functions and lose their general purpose I/O functions. When the SPI system is enabled and expects any of PD[4:2] to be inputs then those pins will be inputs regardless of the state of the associated DDRD bits. If any of PD[4:2] are expected to be outputs then those pins will be outputs only if the associated DDRD bits are set. However, if the SPI is in the master mode, DDD5 determines whether PD5 is an error detect input (DDD5 = 0) or a general-purpose output (DDD5 = 1).

#### DWOM — Port D wired-OR mode

1 (set) - Port D [5:2] buffers configured for open-drain outputs.

0 (clear) - Port D [5:2] buffers configured for normal CMOS outputs.

#### MSTR — Master mode select

1 (set) - Master mode

0 (clear) - Slave mode

#### **CPOL** — Clock polarity

1 (set) - SCK is active low.

0 (clear) - SCK is active high.

When the clock polarity bit is cleared and data is not being transferred, the SCK pin of the master device has a steady state low value. When CPOL is set, SCK idles high. Refer to Figure 7-2 and Section 7.2.1.

#### CPHA — Clock phase

The clock phase bit, in conjunction with the CPOL bit, controls the clock-data relationship between master and slave. The CPHA bit selects one of two different clocking protocols. Refer to Figure 7-2 and Section 7.2.1.

#### SPR1 and SPR0 — SPI clock rate selects

These two bits select the SPI clock rate, as shown in Table 7-1. Note that SPR2 is located in the OPT2 register and its state on reset is zero.

Table 7-1 SPI clock rates

SPR[2:0]	E clock	SPI clock fi	requency (= ba	ud rate) for:
SPN[2:0]	divide ratio	E = 2MHz	E = 3MHz	E = 4MHz
000	2	1.0 MHz	1.5 MHz	2.0 MHz
001	4	500 kHz	750kHz	1.0 MHz
010	16	125 kHz	187.5 kHz	250 kHz
011	32	62.5 kHz	93.7 kHz	125 kHz
100	8	250 kHz	375 kHz	500 kHz
101	16	125 kHz	187.5 kHz	250 kHz
110	64	31.3 kHz	46.9 kHz	62.5 kHz
111	128	15.6 kHz	23.4 kHz	31.3 kHz

# 7.5.2 SPSR — Serial peripheral status register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SPI status (SPSR)	\$0029	SPIF	WCOL	0	MODF	0	0	0	0	0000 0000

#### SPIF — SPI interrupt complete flag

1 (set) - Data transfer to external device has been completed.

0 (clear) - No valid completion of data transfer.

SPIF is set upon completion of data transfer between the processor and the external device. If SPIF goes high, and if SPIE is set, a serial peripheral interrupt is generated. To clear the SPIF bit, read the SPSR with SPIF set, then access the SPDR. Unless SPSR is read (with SPIF set) first, attempts to write SPDR are inhibited.

#### WCOL — Write collision

1 (set) - Write collision.

0 (clear) - No write collision.

Clearing the WCOL bit is accomplished by reading the SPSR (with WCOL set) followed by an access of SPDR. Refer to Section 7.3.4 and Section 7.4.

#### MODF — Mode fault

1 (set) - Mode fault.

0 (clear) - No mode fault.

To clear the MODF bit, read the SPSR (with MODF set), then write to the SPCR. Refer to Section 7.3.4 and Section 7.4.

Bits [5, 3:0] — Not implemented; always read zero.

#### SPDR — SPI data register 7.5.3

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
SPI data (SPDR)	\$002A	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	not affected

The SPDR is used when transmitting or receiving data on the serial bus. Only a write to this register initiates transmission or reception of a byte, and this only occurs in the master device. At the completion of transferring a byte of data, the SPIF status bit is set in both the master and slave devices.

A read of the SPDR is actually a read of a buffer. To prevent an overrun and the loss of the byte that caused the overrun, the first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated.

SPI is double buffered in and single buffered out.

# 7.5.4 OPT2 — System configuration options register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
System config. options 2 (OPT2)	\$0038	LIRDV	CWOM	STRCH	IRVNE	LSBF	SPR2	0	0	000x 0000

#### **LIRDV** — **LIR driven** (refer to Section 3)

- 1 (set) Enable LIR drive high pulse.
- 0 (clear) LIR only driven low requires pull-up on pin.

#### **CWOM** — Port C wired-OR mode (refer to Section 4)

- 1 (set) Port C outputs are open-drain.
- 0 (clear) Port C operates normally.

#### **STRCH** — **Stretch external accesses** (refer to Section 3)

- 1 (set) Off-chip accesses are extended by one E clock cycle.
- 0 (clear) Normal operation.

#### IRVNE — Internal read visibility/not E (refer to Section 3)

- 1 (set) Data from internal reads is driven out of the external data bus.
- 0 (clear) No visibility of internal reads on external bus.

In **single chip mode** this bit determines whether the E clock drives out from the chip.

- 1 (set) E pin is driven low.
- 0 (clear) E clock is driven out from the chip.

#### LSBF — LSB first enable

- 1 (set) Data is transferred LSB first.
- 0 (clear) Data is transferred MSB first.

If this bit is set, data, which is usually transferred MSB first, is transferred LSB first. LSBF does not affect the position of the MSB and LSB in the data register. Reads and writes of the data register always have MSB in bit 7.

#### SPR2 — SPI clock rate select

When set, SPR2 adds a divide-by-4 prescaler to the SPI clock chain. With the two bits in the SPCR, this bit specifies the SPI clock rate. Refer to Table 7-1.

Bits 1, 0 — not implemented; always read zero.

# THIS PAGE INTENTIONALLY LEFT BLANK

# 8 TIMING SYSTEM

The M68HC11 timing system is composed of five clock divider chains. The main clock divider chain includes a 16-bit free-running counter, which is driven by a programmable prescaler. The main timer's programmable prescaler provides one of the four clocking rates to drive the 16-bit counter. Two prescaler control bits select the prescale rate.

The prescaler output divides the system clock by 1, 4, 8, or 16. Taps from this main clocking chain drive circuitry generate the slower clocks used by the pulse accumulator, the real-time interrupt (RTI), and the computer operating properly (COP) watchdog subsystems, which are also described in this section. Refer to Figure 8-1.

All main timer system activities are referenced to this free-running counter. The counter begins incrementing from \$0000 as the MCU comes out of reset, and continues to the maximum count, \$FFFF. At the maximum count, the counter rolls over to \$0000, sets an overflow flag and continues to increment. As long as the MCU is running in a normal operating mode, there is no way to reset, change or interrupt the counting. The capture/compare subsystem features three input capture channels, four output compare channels and one channel that can be selected to perform either input capture or output compare. Each of the three input capture functions has its own 16-bit input capture register (time capture latch) and each of the output compare functions has its own 16-bit compare register. All timer functions, including the timer overflow and RTI, have their own interrupt controls and separate interrupt vectors.

The pulse accumulator contains an 8-bit counter and edge select logic. The pulse accumulator can operate in either event counting mode or gated time accumulation mode. During event counting mode, the pulse accumulator's 8-bit counter increments when a specified edge is detected on an input signal. During gated time accumulation mode, an internal clock source increments the 8-bit counter while an input signal has a predetermined logic level.

The real-time interrupt (RTI) is a programmable periodic interrupt circuit that permits pacing the execution of software routines by selecting one of four interrupt rates.

The COP watchdog clock input  $(E/2^{15})$  is tapped off from the free-running counter chain. The COP automatically times out unless it is serviced within a specific time by a program reset sequence. If the COP is allowed to time out, a reset is generated, which drives the  $\overline{\text{RESET}}$  pin low to reset the MCU and the external system. Refer to Table 8-1 for crystal related frequencies and periods.

Table 8-1 Timer resolution and capacity

			Clock			
	4.0MHz	8.0MHz	12.0MHz	16.0 MHz	4E	XTAL
Control bits	1.0MHz	2.0MHz	3.0MHz	4.0 MHz	E	E clock
PR[1:0]	1000ns	500ns	333 ns	250ns	1/E	Period
0 0	1.0 μs 65.536 ms	500 ns 32.768 ms	333ns 21.845ms	250 ns 16.384 ms	1/E 2 <sup>16</sup> /E	<ul><li>resolution</li><li>overflow</li></ul>
0 1	4.0 μs 262.14 ms	2.0μs 131.07ms	1.333 µs 87.381 ms	1.0 µs 65.536 ms	4/E 2 <sup>18</sup> /E	<ul><li>resolution</li><li>overflow</li></ul>
1 0	8.0 μs 524.29 ms	4.0 μs 262.14 ms	2.667 µs 174.76 ms	2.0 µs 131.07 ms	8/E 2 <sup>19</sup> /E	<ul><li>resolution</li><li>overflow</li></ul>
11	16.0 µs 1 049 ms	8.0 μs 524.29 ms	5.333 µs 349.53 ms	4.0μs 262.14ms	16/E 2 <sup>20</sup> /E	<ul><li>resolution</li><li>overflow</li></ul>

# 8.1 Timer structure

The timer functions share I/O with all eight pins of port A:

Pin	Alternate function
PA0	IC3
PA1	IC2
PA2	IC1
PA3	OC5 and/or OC1, or IC4
PA4	OC4 and/or OC1
PA5	OC3 and/or OC1
PA6	OC2 and/or OC1
PA7	PAI and/or OC1

Figure 8-2 shows the capture/compare system block diagram. The port A pin control block includes logic for timer functions and for general-purpose I/O. For pins PA3, PA2, PA1 and PA0, this block contains both the edge-detection logic and the control logic that enables the selection of which edge triggers an input capture. The digital level on PA[3:0] can be read at any time (read PORTA register), even if the pin is being used for the input capture function. Pins PA[6:3] are used either for general-purpose I/O, or as output compare pins. When one of these pins is being used for an output compare function, it cannot be written directly as if it were a general-purpose output. Each of the output compare functions (OC[5:2]) is related to one of the port A output pins. Output compare 1 (OC1) has extra control logic, allowing it optional control of any combination of the PA[7:3] pins. The PA7 pin can be used as a general-purpose I/O pin, as an input to the pulse accumulator or as an OC1 output pin.





Figure 8-1 Timer clock divider chains



<sup>†</sup> Interrupt requests 1-9 (these are further qualified by the I-bit in the CCR)

Figure 8-2 Capture/compare block diagram

<sup>‡</sup> Port A pin actions are controlled by OC1M, OC1D, PACTL, TCTL1 and TCTL2 registers

# 8.2 Input capture

The input capture function records the time an external event occurs by latching the value of the free-running counter when a selected edge is detected at the associated timer input pin. Software can store latched values and use them to compute the periodicity and duration of events. For example, by storing the times of successive edges of an incoming signal, software can determine the period and pulse width of a signal. To measure period, two successive edges of the same polarity are captured. To measure pulse width, two alternate polarity edges are captured.

In most cases, input capture edges are asynchronous with respect to the internal timer counter, which is clocked relative to an internal clock (PH2). These asynchronous capture requests are synchronized with PH2 so that latching occurs on the opposite half cycle of PH2 from when the timer counter is being incremented. This synchronization process introduces a delay from when the edge occurs to when the counter value is detected. Because these delays cancel out when the time between two edges is being measured, the delay can be ignored. When an input capture is being used with an output compare, there is a similar delay between the actual compare point and when the output pin changes state.

The control and status bits that implement the input capture functions are contained in the PACTL, TCTL2, TMSK1, and TFLG1 registers.

To configure port A bit 3 as an input capture, clear the DDA3 bit of the DDRA register. Note that this bit is cleared out of reset. To enable PA3 as the fourth input capture, set the I4/O5 bit in the PACTL register. Otherwise, PA3 is configured as a fifth output compare out of reset, with bit I4/O5 being cleared. If the DDA3 bit is set (configuring PA3 as an output), and IC4 is enabled, then writes to PA3 cause edges on the pin to result in input captures. Writing to TI4/O5 has no effect when the TI4/O5 register is acting as IC4.

# 8.2.1 TCTL2 — Timer control register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Timer control 2 (TCTL2)	\$0021	EDG4B	EDG4A	EDG1B	EDG1A	EDG2B	EDG2A	EDG3B	EDG3A	0000 0000	

Use the control bits of this register to program input capture functions to detect a particular edge polarity on the corresponding timer input pin. Each of the input capture functions can be independently configured to detect rising edges only, falling edges only, any edge (rising or falling), or to disable the input capture function. The input capture functions operate independently of each other and can capture the same TCNT value if the input edges are detected within the same timer count cycle.

#### EDGxB and EDGxA — Input capture edge control

EDGxB	EDGxA	Configuration
0	0	ICx disabled
0	1	ICx captures on rising edges only
1	0	ICx captures on falling edges only
1	1	ICx captures on any edge

There are four pairs of these bits. Each pair is cleared by reset and must be encoded to configure the corresponding input capture edge detector circuit. IC4 functions only if the I4/O5 bit in the PACTL register is set.

# 8.2.2 TIC1-TIC3 — Timer input capture registers

Timer input capture 1 (TIC1) high
Timer input capture 1 (TIC1) low
Timer input capture 2 (TIC2) high
Timer input capture 2 (TIC2) low
Timer input capture 3 (TIC3) high
Timer input capture 3 (TIC3) low

Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
\$0010	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	not affected
\$0011	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	not affected
\$0012	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	not affected
\$0013	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	not affected
\$0014	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	not affected
\$0015	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	not affected

Ctoto

When an edge has been detected and synchronized, the 16-bit free-running counter value is transferred into the input capture register pair as a single 16-bit parallel transfer. Timer counter value captures and timer counter incrementing occur on opposite half-cycles of the phase 2 clock so that the count value is stable whenever a capture occurs. Input capture values can be read from a pair of 8-bit read-only registers. A read of the high-order byte of an input capture register pair inhibits a new capture transfer for one bus cycle. If a double-byte read instruction, such as LDD, is used to read the captured value, coherency is assured. When a new input capture occurs immediately after a high-order byte read, transfer is delayed for an additional cycle but the value is not lost.

The TICx registers are not affected by reset.

# 8.2.3 TI4/O5 — Timer input capture 4/output compare 5 register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Capture 4/compare 5 (TI4/O5) high	\$001E	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Capture 4/compare 5 (TI4/O5) low	\$001F	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111

Use TI4/O5 as either an input capture register or an output compare register, depending on the function chosen for the PA3 pin. To enable it as an input capture pin, set the I4/O5 bit in the pulse accumulator control register (PACTL) to logic level one. To use it as an output compare register, set the I4/O5 bit to a logic level zero. Refer to Section 8.6.1.

The TI4/O5 register pair resets to ones (\$FFFF).

# 8.3 Output compare

Use the output compare (OC) function to program an action to occur at a specific time — when the 16-bit counter reaches a specified value. For each of the five output compare functions, there is a separate 16-bit compare register and a dedicated 16-bit comparator. The value in the compare register is compared to the value of the free-running counter on every bus cycle. When the compare register matches the counter value, an output compare status flag is set. The flag can be used to initiate the automatic actions for that output compare function.

To produce a pulse of a specific duration, write a value to the output compare register that represents the time the leading edge of the pulse is to occur. The output compare circuit is configured to set the appropriate output either high or low, depending on the polarity of the pulse being produced. After a match occurs, the output compare register is reprogrammed to change the output pin back to its inactive level at the next match. A value representing the width of the pulse is added to the original value, and then written to the output compare register. Because the pin state changes occur at specific values of the free-running counter, the pulse width can be controlled accurately at the resolution of the free-running counter, independent of software latency. To generate an output signal of a specific frequency and duty cycle, repeat this pulse-generating procedure.

There are four 16-bit read/write output compare registers: TOC1, TOC2, TOC3, and TOC4, and the TI4/O5 register, which functions under software control as either IC4 or OC5. Each of the OC registers is set to \$FFFF on reset. A value written to an OC register is compared to the free-running counter value during each E clock cycle. If a match is found, the particular output compare flag is set in timer interrupt flag register 1 (TFLG1). If that particular interrupt is enabled in the timer interrupt mask register 1 (TMSK1), an interrupt is generated. In addition to an interrupt, a specified action can be initiated at one or more timer output pins. For OC[5:2], the pin action is controlled by pairs of bits (OMx and OLx) in the TCTL1 register. The output action is taken on each successful compare, regardless of whether or not the OCxF flag in the TFLG1 register was previously cleared.

OC1 is different from the other output compares in that a successful OC1 compare can affect any or all five of the OC pins. The OC1 output action taken when a match is found is controlled by two 8-bit registers with three bits unimplemented: the output compare 1 mask register, OC1M, and the output compare 1 data register, OC1D. OC1M specifies which port A outputs are to be used, and OC1D specifies what data is placed on these port pins.

# 8.3.1 TOC1–TOC4 — Timer output compare registers

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer output compare 1 (TOC1) high	\$0016	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 1 (TOC1) low	\$0017	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer output compare 2 (TOC2) high	\$0018	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 2 (TOC2) low	\$0019	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer output compare 3 (TOC3) high	\$001A	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 3 (TOC3) low	\$001B	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Timer output compare 4 (TOC4) high	\$001C	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	1111 1111
Timer output compare 4 (TOC4) low	\$001D	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111

All output compare registers are 16-bit read-write. Each is initialized to \$FFFF at reset. If an output compare register is not used for an output compare function, it can be used as a storage location. A write to the high-order byte of an output compare register pair inhibits the output compare function for one bus cycle. This inhibition prevents inappropriate subsequent comparisons. Coherency requires a complete 16-bit read or write. However, if coherency is not needed, byte accesses can be used.

For output compare functions, write a comparison value to output compare registers TOC1–TOC4 and TI4/O5. When TCNT value matches the comparison value, specified pin actions occur.

All TOCx register pairs reset to ones (\$FFFF).

# 8.3.2 CFORC — Timer compare force register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer compare force (CFORC)	\$000B	FOC1	FOC2	FOC3	FOC4	FOC5	0	0	0	0000 0000

The CFORC register allows forced early compares. FOC[1:5] correspond to the five output compares. These bits are set for each output compare that is to be forced. The action taken as a result of a forced compare is the same as if there were a match between the OCx register and the free-running counter, except that the corresponding interrupt status flag bits are not set. The

forced channels trigger their programmed pin actions to occur at the next timer count transition after the write to CFORC.

The CFORC bits should not be used on an output compare function that is programmed to toggle its output on a successful compare because a normal compare that occurs immediately before or after the force can result in an undesirable operation.

#### FOC[1:5] — Force output compares

1 (set) — A forced output compare action will occur on the specified pin.

0 (clear) - No action.

Bits [2:0] — Not implemented; always read zero

# 8.3.3 OC1M — Output compare 1 mask register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Output compare 1 mask (OC1M)	\$000C	OC1M7	OC1M6	OC1M5	OC1M4	OC1M3	0	0	0	0000 0000

Use OC1M with OC1 to specify the bits of port A that are affected by a successful OC1 compare. The bits of the OC1M register correspond to PA7–PA3.

#### OC1M[7:3] — Output compare masks for OC1

1 (set) - OC1 is configured to control the corresponding pin of port A.

0 (clear) - OC1 will not affect the corresponding port A pin.

**Bits [2:0]** — Not implemented; always read zero.

# 8.3.4 OC1D — Output compare 1 data register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Output compare 1 data (OC1D)	\$000D	OC1D7	OC1D6	OC1D5	OC1D4	OC1D3	0	0	0	0000 0000

Use this register with OC1 to specify the data that is to be written to the affected pin of port A after a successful OC1 compare. When a successful OC1 compare occurs, a data bit in OC1D is written to the corresponding pin of port A for each bit that is set in OC1M.

#### OC1D[7:3] — Output compare data for OC1

If OC1Mx is set, data in OC1Dx is output to port A pin x on successful OC1 compares.

Bits [2:0] — Not implemented; always read zero

# 8.3.5 TCNT — Timer counter register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Timer count (TCNT) high	\$000E	(bit 15)	(14)	(13)	(12)	(11)	(10)	(9)	(bit 8)	0000 0000
Timer count (TCNT) low	\$000F	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000

01-1-

The 16-bit read-only TCNT register contains the prescaled value of the 16-bit timer. A full counter read addresses the more significant byte (MSB) first. A read of this address causes the less significant byte (LSB) to be latched into a buffer for the next CPU cycle so that a double-byte read returns the full 16-bit state of the counter at the time of the MSB read cycle.

TCNT resets to \$0000.

# 8.3.6 TCTL1 — Timer control register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer control 1 (TCTL1)	\$0020	OM2	OL2	OM3	OL3	OM4	OL4	OM5	OL5	0000 0000

The bits of this register specify the action taken as a result of a successful OCx compare.

OM[2:5] — Output mode OL[2:5] — Output level

OMx	OLx	Action taken on successful compare
0	0	Timer disconnected from OCx pin logic
0	1	Toggle OCx output line
1	0	Clear OCx output line to 0
1	1	Set OCx output line to 1

These control bit pairs are encoded to specify the action taken after a successful OCx compare. OC5 functions only if the I4/O5 bit in the PACTL register is clear.

# 8.3.7 TMSK1 — Timer interrupt mask register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt mask 1 (TMSK1)	\$0022	OC1I	OC2I	OC3I	OC4I	I4/O5I	IC1I	IC2I	IC3I	0000 0000

Use this 8-bit register to enable or inhibit the timer input capture and output compare interrupts.

*Note:* Bits in TMSK1 correspond bit for bit with flag bits in TFLG1. Ones in TMSK1 enable the corresponding interrupt sources.

#### OC1I-OC4I — Output compare x interrupt enable

- 1 (set) OCx interrupt is enabled.
- 0 (clear) OCx interrupt is disabled.

If the OCxI enable bit is set when the OCxF flag bit is set, a hardware interrupt sequence is requested.

#### 14/O5I — Input capture 4/output compare 5 interrupt enable

- 1 (set) IC4/OC5 interrupt is enabled.
- 0 (clear) IC4/OC5 interrupt is disabled.

When I4/O5 in PACTL is set, I4/O5I is the input capture 4 interrupt enable bit. When I4/O5 in PACTL is zero, I4/O5I is the output compare 5 interrupt enable bit.

#### IC1I-IC3I — Input capture x interrupt enable

- 1 (set) ICx interrupt is enabled.
- 0 (clear) ICx interrupt is disabled.

If the ICxI enable bit is set when the ICxF flag bit is set, a hardware interrupt sequence is requested.

# 8.3.8 TFLG1 — Timer interrupt flag register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt flag 1 (TFLG1)	\$0023	OC1F	OC2F	OC3F	OC4F	14/O5F	IC1F	IC2F	IC3F	0000 0000

Bits in this register indicate when timer system events have occurred. Coupled with the bits of TMSK1, the bits of TFLG1 allow the timer subsystem to operate in either a polled or interrupt driven system. Clear flags by writing a one to the corresponding bit position(s).

Note: Bits in TFLG1 correspond bit for bit with flag bits in TMSK1. Ones in TMSK1 enable the corresponding interrupt sources.

#### OC1F-OC4F — Output compare x flag

- 1 (set) Counter has reached the preset output compare x value.
- 0 (clear) Counter has not reached the preset output compare x value.

These flags are set each time the counter matches the corresponding output compare x values.

# 14/O5F — Input capture 4/output compare 5 flag

Set by IC4 or OC5, depending on the function enabled by I4/O5 bit in PACTL

#### IC1F-IC3F — Input capture x flag

- 1 (set) Selected edge has been detected on corresponding port pin.
- 0 (clear) Selected edge has not been detected on corresponding port pin.

These flags are set each time a selected active edge is detected on the ICx input line

# 8.3.9 TMSK2 — Timer interrupt mask register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Timer interrupt mask 2 (TMSK2)	\$0024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	0000 0000

Use this 8-bit register to enable or inhibit timer overflow and real-time interrupts. The timer prescaler control bits are included in this register.

*Note:* Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

#### TOI — Timer overflow interrupt enable

- 1 (set) Timer overflow interrupt requested when TOF is set.
- 0 (clear) TOF interrupts disabled.

RTII — Real-time interrupt enable (refer to Section 8.4)

PAOVI — Pulse accumulator overflow interrupt enable (refer to Section 8.6.3)

PAII — Pulse accumulator input edge interrupt enable (refer to Section 8.6.3)

## PR[1:0] — Timer prescaler select

PR[1:0]	Prescaler
0 0	1
0 1	4
10	8
11	16

These bits are used to select the prescaler divide-by ratio. In normal modes, PR[1:0] can only be written once, and the write must be within 64 cycles after reset. See Table 8-1 for specific timing values.

# 8.3.10 TFLG2 — Timer interrupt flag register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt flag 2 (TFLG2)	\$0025	TOF	RTIF	PAOVF	PAIF	0	0	0	0	0000 0000

Bits in this register indicate when certain timer system events have occurred. Coupled with the four high-order bits of TMSK2, the bits of TFLG2 allow the timer subsystem to operate in either a polled or interrupt driven system. Clear flags by writing a one to the corresponding bit position(s).

Note: Bits in TFLG2 correspond bit for bit with flag bits in TMSK2. Ones in TMSK2 enable the corresponding interrupt sources.

#### TOF — Timer overflow interrupt flag

1 (set) - TCNT has overflowed from \$FFFF to \$0000.

0 (clear) - No timer overflow has occurred.

RTIF — Real time (periodic) interrupt flag (refer to Section 8.4)

**PAOVF** — Pulse accumulator overflow interrupt flag (refer to Section 8.6)

PAIF — Pulse accumulator input edge interrupt flag (refer to Section 8.6.)

Bits [3:0] — Not implemented; always read zero

# 8.4 Real-time interrupt

The real-time interrupt (RTI) feature, used to generate hardware interrupts at a fixed periodic rate, is controlled and configured by two bits (RTR1 and RTR0) in the pulse accumulator control (PACTL) register. The RTII bit in the TMSK2 register enables the interrupt capability. The four different rates available are a product of the MCU oscillator frequency and the value of bits RTR[1:0]. Refer to Table 8-2, which shows the periodic real-time interrupt rates.

Table 8-2 RTI periodic rates

RTR[1:0]	E = 3MHz	E = 2MHz	E = 1 MHz	E = xMHz
0 0	2.731 ms	4.096ms	8.192ms	2 <sup>13</sup> /E
0 1	5.461 ms	8.192ms	16.384 ms	2 <sup>14</sup> /E
10	10.923ms	16.384 ms	32.768 ms	2 <sup>15</sup> /E
11	21.845ms	32.768 ms	65.536 ms	2 <sup>16</sup> /E

The clock source for the RTI function is a free-running clock that cannot be stopped or interrupted except by reset. This clock causes the time between successive RTI timeouts to be a constant that is independent of the software latency associated with flag clearing and service. For this reason, an RTI period starts from the previous timeout, not from when RTIF is cleared.

Every timeout causes the RTIF bit in TFLG2 to be set, and if RTII is set, an interrupt request is generated. After reset, one entire RTI period elapses before the RTIF flag is set for the first time. Refer to the TMSK2, TFLG2, and PACTL registers.

# 8.4.1 TMSK2 — Timer interrupt mask register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt mask 2 (TMSK2)	\$0024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	0000 0000

This register contains the real-time interrupt enable bit.

Note: Bits in TMSK2 correspond bit for bit with flag bits in TFLG2. Ones in TMSK2 enable the corresponding interrupt sources.

**TOI** — **Timer overflow interrupt enable** (refer to Section 8.3.9)

#### RTII — Real-time interrupt enable

1 (set) - Real time interrupt requested when RTIF is set.

0 (clear) - Real time interrupts disabled.

PAOVI — Pulse accumulator overflow interrupt enable (refer to Section 8.6)

PAII — Pulse accumulator input edge (refer to Section 8.6)

PR[1:0] — Timer prescaler select (refer to Section 8.3.9)

# 8.4.2 TFLG2 — Timer interrupt flag register 2

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt flag 2 (TFLG2)	\$0025	TOF	RTIF	PAOVF	PAIF	0	0	0	0	0000 0000

Bits of this register indicate the occurrence of timer system events. Coupled with the four high-order bits of TMSK2, the bits of TFLG2 allow the timer subsystem to operate in either a polled or interrupt driven system. Clear flags by writing a one to the corresponding bit position(s).

Note: Bits in TFLG2 correspond bit for bit with flag bits in TMSK2. Ones in TMSK2 enable the corresponding interrupt sources.

#### TOF — Timer overflow interrupt flag

1 (set) - The timer has overflowed, from \$FFFF to \$0000.

0 (clear) - No timer overflow has occurred.

#### RTIF — Real-time interrupt flag

1 (set) - RTI period has elapsed.

0 (clear) - RTI flag has been cleared.

The RTIF status bit is automatically set to one at the end of every RTI period.

**PAOVF** — Pulse accumulator overflow interrupt flag (refer to Section 8.6)

PAIF — Pulse accumulator input edge interrupt flag (refer to Section 8.6)

Bits [3:0] — Not implemented; always read zero

# 8.4.3 PACTL — Pulse accumulator control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse accumulator control (PACTL)	\$0026	0	PAEN	PAMOD	PEDGE	0	14/05	RTR1	RTR0	0000 0000

Bits RTR[1:0] of this register select the rate for the RTI system. The remaining bits control the pulse accumulator and IC4/OC5 functions.

Bits 7, 3 — Not implemented; always read zero

PAEN — Pulse accumulator system enable (refer to Section 8.6)

PAMOD — Pulse accumulator mode (refer to Section 8.6)

**PEDGE** — **Pulse accumulator edge control** (refer to Section 8.6)

**14/05** — Input capture 4/output compare (refer to Section 8.6)

## RTR[1:0] — RTI interrupt rate select

These two bits determine the rate at which the RTI system requests interrupts. The RTI system is driven by an E/2<sup>13</sup> clock rate that is compensated so it is independent of the timer prescaler. These two control bits select an additional division factor. Refer to Table 8-2.

# 8.5 Computer operating properly watchdog function

The clocking chain for the COP function, tapped off from the main timer divider chain, is only superficially related to the main timer system. The CR[1:0] bits in the OPTION register and the NOCOP bit in the CONFIG register determine the status of the COP function. One additional register, COPRST, is used to arm and clear the COP watchdog reset system. Refer to Section 10 for a more detailed discussion of the COP function.

## 8.6 Pulse accumulator

The MC68HC11P2 has an 8-bit counter that can be configured to operate either as a simple event counter, or for gated time accumulation, depending on the state of the PAMOD bit in the PACTL register. Refer to the pulse accumulator block diagram, Figure 8-3.

In the event counting mode, the 8-bit counter is clocked to increasing values by an external pin. The maximum clocking rate for the external event counting mode is the E clock divided by two. In gated time accumulation mode, a free-running E clock  $\div$  64 signal drives the 8-bit counter, but only while the external PAI pin is activated. Refer to Table 8-3. The pulse accumulator counter can be read or written at any time.

Table 8-3 Pulse accumulator timing

Crystal frequency	E clock	Cycle time	64/E	PACNT overflow
4.0 MHz	1.0 MHz	1000 ns	64 µs	16.384 ms
8.0 MHz	2.0 MHz	500 ns	32 µs	8.192 ms
12.0 MHz	3.0 MHz	333 ns	21.33 µs	5.461 ms
16.0 MHz	4.0 MHz	250 ns	16.0 µs	4.096 ms




Figure 8-3 Pulse accumulator block diagram

Pulse accumulator control bits are also located within two timer registers, TMSK2 and TFLG2, as described in the following paragraphs.

# 8.6.1 PACTL — Pulse accumulator control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Pulse accumulator control (PACTL)	\$0026	0	PAEN	PAMOD	PEDGE	0	14/05	RTR1	RTR0	0000 0000	

Four of this register's bits control an 8-bit pulse accumulator system. Another bit enables either the OC5 function or the IC4 function, while two other bits select the rate for the real-time interrupt system.

Bits [7, 3] — Not implemented; always read zero

# PAEN — Pulse accumulator system enable

1 (set) - Pulse accumulator enabled.

0 (clear) - Pulse accumulator disabled.

#### PAMOD — Pulse accumulator mode

1 (set) - Gated time accumulation mode.

0 (clear) - Event counter mode.

# PEDGE — Pulse accumulator edge control

This bit has different meanings depending on the state of the PAMOD bit, as shown:

PAMOD	PEDGE	Action of clock
0	0	PAI falling edge increments the counter.
0	1	PAI rising edge increments the counter.
1	0	A zero on PAI inhibits counting.
1	1	A one on PAI inhibits counting.

## 14/O5 — Input capture 4/output compare 5

1 (set) – Input capture 4 function is enabled (no OC5).

0 (clear) - Output compare 5 function is enabled (no IC4).

RTR[1:0] — RTI interrupt rate selects (refer to Section 8.4)

# 8.6.2 PACNT — Pulse accumulator count register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse accumulator count (PACNT)	\$0027	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined

This 8-bit read/write register contains the count of external input events at the PAI input, or the accumulated count. In gated time accumulation mode, PACNT is readable even if PAI is not active. The counter is not affected by reset and can be read or written at any time. Counting is synchronized to the internal PH2 clock so that incrementing and reading occur during opposite half cycles.

# 8.6.3 Pulse accumulator status and interrupt bits

The pulse accumulator control bits, PAOVI and PAII, PAOVF, and PAIF are located within timer registers TMSK2 and TFLG2.

# 8.6.3.1 TMSK2 — Timer interrupt mask 2 register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt mask 2 (TMSK2)	\$0024	TOI	RTII	PAOVI	PAII	0	0	PR1	PR0	0000 0000

# 8.6.3.2 TFLG2 — Timer interrupt flag 2 register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Timer interrupt flag 2 (TFLG2)	\$0025	TOF	RTIF	PAOVF	PAIF	0	0	0	0	0000 0000

#### PAOVI and PAOVF — Pulse accumulator interrupt enable and overflow flag

The PAOVF status bit is set each time the pulse accumulator count rolls over from \$FF to \$00. To clear this status bit, write a one in the corresponding data bit position (bit 5) of the TFLG2 register. The PAOVI control bit allows configuring the pulse accumulator overflow for polled or interrupt-driven operation and does not affect the state of PAOVF. When PAOVI is zero, pulse accumulator overflow interrupts are inhibited, and the system operates in a polled mode, which requires that PAOVF be polled by user software to determine when an overflow has occurred. When the PAOVI control bit is set, a hardware interrupt request is generated each time PAOVF is set. Before leaving the interrupt service routine, software must clear PAOVF by writing to the TFLG2 register.

## PAII and PAIF — Pulse accumulator input edge interrupt enable and flag

The PAIF status bit is automatically set each time a selected edge is detected at the PA7/PAI/OC1 pin. To clear this status bit, write to the TFLG2 register with a one in the corresponding data bit position (bit 4). The PAII control bit allows configuring the pulse accumulator input edge detect for polled or interrupt-driven operation but does not affect setting or clearing the PAIF bit. When PAII is zero, pulse accumulator input interrupts are inhibited, and the system operates in a polled mode. In this mode, the PAIF bit must be polled by user software to determine when an edge has occurred. When the PAII control bit is set, a hardware interrupt request is generated each time PAIF is set. Before leaving the interrupt service routine, software must clear PAIF by writing to the TFLG register.

# 8.7 Pulse-width modulation (PWM) timer

The PWM timer subsystem provides up to four 8-bit pulse-width modulated waveforms on the port H pins. Channel pairs can be concatenated to create 16-bit PWM outputs. Three clock sources (A, B, and S) and a flexible clock select scheme give the PWM a wide range of frequencies.

Pin	Alternate function
PH0	PW1
PH1	PW2
PH2	PW3
PH3	PW4

Four control registers configure the PWM outputs — PWCLK, PWPOL, PWSCAL, and PWEN. The PWCLK register selects the prescale value for the PWM clock sources and enables the 16-bit PWM functions. The PWPOL register determines each channel's polarity and selects the clock source for each channel. The PWSCAL register derives a user-scaled clock based on the A clock source, and the PWEN register enables the PWM channels.

Each channel also has a separate 8-bit counter, period register, and duty cycle register. The period and duty cycle registers are double buffered so that if they are changed while the channel is enabled, the change does not take effect until the counter rolls over or the channel is disabled. A new period or duty cycle can be forced into effect immediately by writing to the period or duty cycle register and then writing to the counter.

With PWMs configured for 8-bit mode and E equal to 4MHz, PWM signals can be produced from 40 kHz (1% duty cycle resolution) to less than 10 cycles per second (approximately 0.4% duty cycle resolution). By configuring the PWMs for 16-bit mode with E equal to 4MHz, PWM periods greater than one minute are possible.

In 16-bit mode, duty cycle resolution of up to 15 parts per million can be achieved (at a PWM frequency of 60Hz). In the same system, a PWM frequency of 1kHz corresponds to a duty cycle resolution of 0.025%.

# 8.7.1 PWM timer block diagram

Figure 8-4 shows the block diagram of the PWM timer subsystem. Three different clock sources are selectable and provide inputs to the control registers. Each of the four channels has a counter, a period register, and a duty register. The waveform output is the result of a match between the period register (PWPERx) and the value in the counter (PWCNTx). The duty register (PWDTYx) changes the state of the output during the period to determine the duty cycle.




Figure 8-4 PWM timer block diagram

# 8.7.2 PWCLK — PWM clock prescaler and 16-bit select register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse width clock select (PWCLK)	\$0060	CON34	CON12	PCKA2	PCKA1	0	PCKB3	PCKB2	PCKB1	0000 0000

This register contains bits for selecting the 16-bit PWM options and for selecting the prescaler values for the clocks.

#### 8.7.2.1 16-bit PWM function

The PWCLK register contains two control bits, each of which is used to concatenate a pair of PWM channels into one 16-bit channel. Channels 3 and 4 are concatenated with the CON34 bit, and channels 1 and 2 are concatenated with the CON12 bit.

When the 16-bit concatenated mode is selected, the clock source is determined by the low order channel. Channel 2 is the low order channel when channels 1 and 2 are concatenated. Channel 4 is the low order channel when channels 3 and 4 are concatenated. The pins associated with channels 1 and 3 can be used for general-purpose I/O when 16-bit PWM mode is selected.

Channel 1 registers are the high order byte of the double-byte channel when channels 1 and 2 are concatenated. Channel 3 registers are the high order byte of the double-byte channel when channels 3 and 4 are concatenated. Reads of the high order byte cause the low order byte to be latched for one cycle to guarantee that double byte reads are accurate. Writes to the low byte of the counter cause reset of the entire counter. Writes to the upper bytes of the counter have no effect.

#### CON34 — Concatenate channels 3 and 4

- 1 (set) Channels 3 and 4 are concatenated into one 16-bit PWM channel.
- 0 (clear) Channels 3 and 4 are separate 8-bit PWMs.

When concatenated, channel 3 is the high-order byte and the channel 4 pin (PH3) is the output.

#### CON12 — Concatenate Channels 1 and 2

- 1 (set) Channels 1 and 2 are concatenated into one 16-bit PWM channel.
- 0 (clear) Channels 1 and 2 are separate 8-bit PWMs.

When concatenated, channel 1 is the high-order byte and the channel 2 pin (PH1) is the output.

# 8.7.2.2 Clock prescaler selection

The three available clocks are clock A, clock B, and clock S (scaled). Clock A can be software selected to be E, E/2, E/4, or E/8. Clock B can be software selected to be E, E/2, E/4,..., E/128. The scaled clock (clock S) uses clock A as an input and divides it with a reloadable counter. The rates available are software selectable to be clock A/2, down to clock A /512.

The clock source portion of the block diagram shows the three clock sources and how the scaled clock is created. Clock A is an input to an 8-bit counter which is then compared to a user programmable scale value. When they match, this circuit has an output that is divided by two and the counter is reset.

Each PWM timer channel can be driven by one of two clocks. Refer to Figure 8-4.

#### PCKA[2:1] — Prescaler for clock A

Determines the frequency of clock A. Refer to Table 8-4.

Bit 3 — Not implemented; always reads zero

#### PCKB[3:1] — Prescaler for clock B

Determines the frequency of clock B. Refer to Table 8-4.

Table 8-4 Clock A and clock B prescalers

PCKA[2:1]	Clock A
0.0	E
01	E/2
10	E/4
11	E/8

PCKB[3:1]	Clock B
000	E
001	E/2
010	E/4
011	E/8
100	E/16
101	E/32
110	E/64
111	E/128

# 8.7.3 PWPOL — PWM timer polarity & clock source select register

#### PCLK[4:3] — Pulse width channel 4/3 clock select

- 1 (set) Clock S is source.
- 0 (clear) Clock B is source.

#### PCLK[2:1] — Pulse width channel 2/1 clock select

- 1 (set) Clock S is source.
- 0 (clear) Clock A is source.

#### PPOL[4:1] — Pulse width channel x polarity

- 1 (set) PWM channel x output is high at the beginning of the clock cycle and goes low when duty count is reached.
- 0 (clear) PWM channel x output is low at the beginning of the clock cycle and goes high when duty count is reached.

Each channel has a polarity bit that allows a cycle to start with either a high or a low level. This is shown on the block diagram, Figure 8-4, as a selection of either the Q output or the  $\overline{Q}$  output of the PWM output flip flop. When one of the bits in the PWPOL register is set, the associated PWM channel output is high at the beginning of the clock cycle, then goes low when the duty count is reached.

# 8.7.4 PWSCAL — PWM timer prescaler register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse width scale (PWSCAL)	\$0062	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000

Scaled clock S is generated by dividing clock A by the value in PWSCAL, then dividing the result by two. If PWSCAL = \$00, clock A is divided by 256, then divided by two to generate clock S.

# 8.7.5 PWEN — PWM timer enable register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Pulse width enable (PWEN)	\$0063	TPWSL	DISCP	0	0	PWEN4	PWEN3	PWEN2	PWEN1	0000 0000	

Each timer has an enable bit to start its waveform output. Writing any of these PWENx bits to one causes the associated port line to become an output regardless of the state of the associated DDR bit. This does not change the state of the DDR bit and when PWENx returns to zero the DDR bit again controls I/O state. On the front end of the PWM timer the clock is connected to the PWM circuit by the PWENx enable bit being high. There is a synchronizing circuit to guarantee that the clock will only be enabled or disabled at an edge.

PWEN contains 4 PWM enable bits — one for each channel. When an enable bit is set to one, the pulse modulated signal becomes available at the associated port pin.

#### TPWSL — PWM scaled clock test bit (Test mode only)

1 (set) - Clock S output to PWSCAL register (Test only).

0 (clear) - Normal operation.

When TPWSL is one, clock S from the PWM timer is output to PWSCAL register. Normal writing to the PWSCAL register still functions.

#### DISCP — Disable compare scaled E clock (Test mode only)

1 (set) — Match of period does not reset associated count register (Test only).

0 (clear) - Normal operation.

Bits [5:4] — Not implemented; always read zero

#### PWEN[4:1] — Pulse width channels 4-1

1 (set) - Channel enabled on the associated port pin.

0 (clear) - Channel disabled.

# 8.7.6 PWCNT1-4 — PWM timer counter registers 1 to 4

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse width count 1 (PWCNT1)	\$0064	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width count 2 (PWCNT2)	\$0065	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width count 3 (PWCNT3)	\$0066	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000
Pulse width count 4 (PWCNT4)	\$0067	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	0000 0000

Each channel has its own counter which can be read at any time without affecting the count or the operation of the PWM channel. Writing to a counter causes it to be reset to \$00; this is generally done before the counter is enabled. A counter may also be written to whilst it is enabled; this may cause a truncated PWM period.

# 8.7.7 PWPER1-4 — PWM timer period registers 1 to 4

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	on reset
Pulse width period 1 (PWPER1)	\$0068	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width period 2 (PWPER2)	\$0069	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width period 3 (PWPER3)	\$006A	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width period 4 (PWPER4)	\$006B	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111

There is one period register for each channel. The value in this register determines the period of the associated PWM timer channel. PWPERx is connected internally to a buffer which compares directly with the counter register. The period value in PWPERx is loaded into the buffer when the counter is cleared by the termination of the previous period or by a write to the counter. This register can be written at any time, and the written value will take effect from the start of the next PWM timer cycle. Reads of this register return the most recent value written.

# 8.7.8 PWDTY1-4 — PWM timer duty cycle registers 1 to 4

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
Pulse width duty 1 (PWDTY1)	\$006C	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 2 (PWDTY2)	\$006D	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 3 (PWDTY3)	\$006E	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111
Pulse width duty 4 (PWDTY4)	\$006F	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	1111 1111

There is one duty register for each channel. The value in this register determines the duty cycle of the associated PWM timer channel. PWDTYx is compared to the counter contents and if they are equal, a match occurs and the output goes to the state defined by the associated polarity bit. If the register is written while the channel is enabled, then the new value is held in a buffer until the counter rolls over or the channel is disabled. Reads of this register return the most recent value written.

Note: If PWDTYx ≥ PWPERx then there will be no change of state due to the duty cycle value. In addition, if the duty register is set to \$00, then the output will always be in the state which would normally be result from the duty change of state (see also Section 8.7.9).




Figure 8-5 PWM duty cycle

# 8.7.9 Boundary cases

The following boundary conditions apply to the values stored in the PWDTYx and PWPERx registers and the PPOLx bits:

- If PWDTYx = \$00, PWPERx > \$00 and PPOLx = 0 then the output is always high.
- If PWDTYx = \$00, PWPERx > \$00 and PPOLx = 1 then the output is always low.
- If PWDTYx ≥ PWPERx and PPOLx = 0 then the output is always low.
- If PWDTYx ≥ PWPERx and PPOLx = 1 then the output is always high.
- If PWPERx = \$00 and PPOLx = 0 then the output is always low.
- If PWPERx = \$00 and PPOLx = 1 then the output is always high.

# 9 ANALOG-TO-DIGITAL CONVERTER

The analog-to-digital (A/D) system, a successive approximation converter, uses an all-capacitive charge redistribution technique to convert analog signals to digital values.

The A/D converter shares input pins with port E:

Pin	Alternate function
PE0	AD0
PE1	AD1
PE2	AD2
PE3	AD3
PE4	AD4
PE5	AD5
PE6	AD6
PE7	AD7

# 9.1 Overview

The A/D system is an 8-channel, 8-bit, multiplexed-input converter. The VDD AD and VSS AD pins are used to input supply voltage to the A/D converter. This allows the supply voltage to be bypassed independently. The converter does not require external sample and hold circuits because of the type of charge redistribution technique used. A/D converter timing can be synchronized to the system E clock, or to an internal resistor capacitor (RC) oscillator. The A/D converter system consists of four functional blocks: multiplexer, analog converter, digital control and result storage. Refer to Figure 9-1.





Figure 9-1 A/D converter block diagram

#### 9.1.1 Multiplexer

The multiplexer selects one of 16 inputs for conversion. Input selection is controlled by the value of bits CD - CA in the ADCTL register. The eight port E pins are fixed-direction analog inputs to the multiplexer, and additional internal analog signal lines are routed to it.

Port E pins can also be used as digital inputs. Digital reads of port E pins are not recommended during the sample portion of an A/D conversion cycle, when the gate signal to the N-channel input gate is on. Because no P-channel devices are directly connected to either input pins or reference voltage pins, voltages above V<sub>DD</sub> do not cause a latchup problem, although current should be limited according to maximum ratings. Refer to Figure 9-2, which is a functional diagram of an input pin.



Note 1: The analog switch is closed only during the 12 cycle sample time Note 2: All component values are approximate

Figure 9-2 Electrical model of an A/D input pin (in sample mode)

# 9.1.2 Analog converter

Conversion of an analog input selected by the multiplexer occurs in this block. It contains a digital-to-analog capacitor (DAC) array, a comparator, and a successive approximation register (SAR). Each conversion is a sequence of eight comparison operations, beginning with the most significant bit (MSB). Each comparison determines the value of a bit in the SAR.

The DAC array performs two functions. It acts as a sample and hold circuit during the entire conversion sequence, and provides comparison voltage to the comparator during each successive comparison.

The result of each successive comparison is stored in the SAR. When a conversion sequence is complete, the contents of the SAR are transferred to the appropriate result register.

A charge pump provides switching voltage to the gates of analog switches in the multiplexer. Charge pump output must stabilize between 7 and 8 volts within up to  $100 \,\mu s$  before the converter can be used. The charge pump is enabled by the ADPU bit in the OPTION register.

# 9.1.3 Digital control

All A/D converter operations are controlled by bits in register ADCTL. In addition to selecting the analog input to be converted, ADCTL bits indicate conversion status, and control whether single or continuous conversions are performed. Finally, the ADCTL bits determine whether conversions are performed on single or multiple channels.

# 9.1.4 Result registers

Four 8-bit registers (ADR1 – ADR4) store conversion results. Each of these registers can be accessed by the processor in the CPU. The conversion complete flag (CCF) indicates when valid data is present in the result registers. The result registers are written during a portion of the system clock cycle when reads do not occur, so there is no conflict.

#### 9.1.5 A/D converter clocks

The CSEL bit in the OPTION register selects whether the A/D converter uses the system E clock or an internal RC oscillator for synchronization. When E clock frequency is below 750 kHz, charge leakage in the capacitor array can cause errors, and the internal oscillator should be used. When the RC clock is used, additional errors can occur because the comparator is sensitive to the additional system clock noise.

# 9.1.6 Conversion sequence

A/D converter operations are performed in sequences of four conversions each. A conversion sequence can repeat continuously or stop after one iteration. The conversion complete flag (CCF) is set after the fourth conversion in a sequence to show the availability of data in the result registers. Figure 9-3 shows the timing of a typical sequence. Synchronization is referenced to the system E clock.




Figure 9-3 A/D conversion sequence

# 9.1.7 Conversion process

The A/D conversion sequence begins one E clock cycle after a write to the A/D control/status register, ADCTL. The bits in ADCTL select the channel and the mode of conversion.

An input voltage equal to  $V_{RL}$  converts to \$00 and an input voltage equal to  $V_{RH}$  converts to \$FF (full scale), with no overflow indication. For ratiometric conversions of this type, the source of each analog input should use  $V_{RH}$  as the supply voltage and be referenced to  $V_{RI}$ .

# 9.2 A/D converter power-up and clock select

ADPU (bit 7 of the OPTION register) controls A/D converter power up. Clearing ADPU removes power from and disables the A/D converter system; setting ADPU enables the A/D converter system. After the A/D converter is turned on, the analog bias voltages will take up to  $100\mu s$  to stabilize.

When the A/D converter system is operating from the MCU E clock, all switching and comparator operations are synchronized to the MCU clocks. This allows the comparator results to be sampled at 'quiet' times, which minimizes noise errors. The internal RC oscillator is asynchronous with respect to the MCU clock, so noise can affect the A/D converter results. This results in a slightly lower typical accuracy when using the internal oscillator (CSEL = 1).

# 9.2.1 OPTION — System configuration options register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
System config. options 1 (OPTION)	\$0039	ADPU	CSEL	IRQE	DLY	CME	FCME	CR1	CR0	0001 0000	ı

The 8-bit special-purpose OPTION register sets internal system configuration options during initialization. The time protected control bits, IRQE, DLY, FCME and CR[1:0] can be written to only once in the first 64 cycles after a reset and then they become read-only bits. This minimizes the possibility of any accidental changes to the system configuration. They may be written at any time in special modes.

#### ADPU — A/D power-up

1 (set) - A/D system power enabled.

0 (clear) - A/D system disabled, to reduce supply current.

After enabling the A/D power, at least 100 µs should be allowed for system stabilization.

#### CSEL — Clock select

- 1 (set) A/D and EEPROM use internal RC clock source (about 1.5MHz).
- 0 (clear) A/D and EEPROM use system E clock (must be at least 1 MHz).

Selects alternate clock source for on-chip EEPROM and A/D charge pumps. The on-chip RC clock should be used when the E clock frequency falls below 1 MHz.

#### IRQE — Configure IRQ for falling edge sensitive operation (refer to Section 3)

- 1 (set) Falling edge sensitive operation.
- 0 (clear) Low level sensitive operation.

#### DLY — Enable oscillator start-up delay

- 1 (set) A delay of approximately 4000 E clock cycles is imposed as the MCU is started up from the STOP mode.
- 0 (clear) The oscillator start-up delay coming out of STOP is bypassed and the MCU resumes processing within about four bus cycles. A stable external oscillator is required if this option is selected.

#### **CME** — **Clock monitor enable** (refer to Section 10)

- 1 (set) Clock monitor enabled.
- 0 (clear) Clock monitor disabled.

#### **FCME** — Force clock monitor enable (refer to Section 10)

- 1 (set) Clock monitor enabled, cannot be disabled until next reset.
- 0 (clear) Clock monitor follows the state of the CME bit.

#### **CR[1:0]** — **COP timer rate select bits** (refer to Section 10)

# 9.3 Channel assignments

The multiplexer allows the A/D converter to select one of sixteen analog signals. Eight of these channels correspond to port E input lines to the MCU, four others are internal reference points or test functions; the remaining four channels are reserved. Refer to Table 9-1.

Table 9-1 A/D converter channel assignments

Channel number	Channel signal	Result in ADRx if MULT = 1
1	AN0	ADR1
2	AN1	ADR2
3	AN2	ADR3
4	AN3	ADR4
5	AN4	ADR1
6	AN5	ADR2
7	AN6	ADR3
8	AN7	ADR4
9–12	reserved	_
13	V <sub>RH</sub> <sup>(1)</sup>	ADR1
14	V <sub>RL</sub> *	ADR2
15	V <sub>RH</sub> /2 <sup>*</sup>	ADR3
16	reserved*	ADR4

<sup>(1)</sup> Used for factory testing.

# 9.3.1 Single-channel operation

There are two types of single-channel operation. In the first type (SCAN = 0), the single selected channel is converted four consecutive times. The first result is stored in A/D result register 1 (ADR1), and the fourth result is stored in ADR4. After the fourth conversion is complete, all conversion activity is halted until a new conversion command is written to the ADCTL register. In the second type of single-channel operation (SCAN = 1), conversions continue to be performed on the selected channel with the fifth conversion being stored in register ADR1 (overwriting the first conversion result), the sixth conversion overwriting ADR2, and so on.

# 9.3.2 Multiple-channel operation

There are two types of multiple-channel operation. In the first type (SCAN = 0), a selected group of four channels is converted once only. The first result is stored in A/D result register 1 (ADR1), and the fourth result is stored in ADR4. After the fourth conversion is complete, all conversion

activity is halted until a new conversion command is written to the ADCTL register. In the second type of multiple-channel operation (SCAN = 1), conversions continue to be performed on the selected group of channels with the fifth conversion being stored in register ADR1 (replacing the earlier conversion result for the first channel in the group), the sixth conversion overwriting ADR2, and so on.

# 9.4 Control, status and results registers

# 9.4.1 ADCTL — A/D control and status register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
A/D control & status (ADCTL)	\$0030	CCF	0	SCAN	MULT	CD	CC	СВ	CA	u0uu uuuu

All bits in this register can be read or written, except bit 7, which is a read-only status indicator, and bit 6, which always reads as zero. Write to ADCTL to initiate a conversion. To quit a conversion in progress, write to this register and a new conversion sequence begins immediately.

#### **CCF** — Conversions complete flag

- 1 (set) All four A/D result registers contain valid conversion data.
- 0 (clear) At least one of the A/D result registers contains invalid data.

A read-only status indicator, this bit is set when all four A/D result registers contain valid conversion results. Each time the ADCTL register is overwritten, this bit is automatically cleared to zero and a conversion sequence is started. In the continuous mode, CCF is set at the end of the first conversion sequence.

**Bit 6** — Not implemented; always reads zero.

#### SCAN — Continuous scan control

- 1 (set) A/D conversions take place continuously.
- 0 (clear) Each of the four conversions is performed only once.

When this control bit is clear, the four requested conversions are performed once to fill the four result registers. When this control bit is set, conversions continue in a round-robin fashion with the result registers updated as data becomes available.

#### MULT — Multiple-channel/single-channel control

- 1 (set) Each A/D channel has a result register allocated to it.
- 0 (clear) Four consecutive conversions from the same A/D channel are stored in the results registers.

When this bit is clear, the A/D converter system is configured to perform four consecutive conversions on the single channel specified by the four channel select bits CD–CA (bits 3–0 of the ADCTL register). When this bit is set, the A/D system is configured to perform a conversion on each of four channels where each result register corresponds to one channel.

Note: When the multiple-channel continuous scan mode is used, extra care is needed in the design of circuitry driving the A/D inputs. The charge on the capacitive DAC array before the sample time is related to the voltage on the previously converted channel. A charge share situation exists between the internal DAC capacitance and the external circuit capacitance. Although the amount of charge involved is small, the rate at which it is repeated is every 64 μs for an E clock of 2 MHz. The RC charging rate of the external circuit must be balanced against this charge sharing effect to avoid errors in accuracy. Refer to the *M68HC11 Reference Manual (M68HC11RM/AD)* for further information.

#### CD-CA — Channel selects D-A

When a multiple channel mode is selected (MULT = 1), the two least significant channel select bits (CB and CA) have no meaning and the CD and CC bits specify which group of four channels is to be converted.

Channel select control bits	Channel signal	Result in ADRx if MULT = 1
CD:CC:CB:CA	Signai	II WOLI – I
0000	AN0	ADR1
0001	AN1	ADR2
0010	AN2	ADR3
0011	AN3	ADR4
0100	AN4	ADR1
0101	AN5	ADR2
0110	AN6	ADR3
0111	AN7	ADR4
10XX	reserved	_
1100	V <sub>RH</sub> <sup>(1)</sup>	ADR1
1101	V <sub>RL</sub> <sup>(1)</sup>	ADR2
1110	V <sub>RH</sub> /2 <sup>(1)</sup>	ADR3
1111	reserved <sup>(1)</sup>	ADR4

(1) Used for factory testing.

# 9.4.2 ADR1-ADR4 — A/D converter results registers

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
A/D result 1 (ADR1)	\$0031	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
A/D result 2 (ADR2)	\$0032	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
A/D result 3 (ADR3)	\$0033	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined
A/D result 4 (ADR4)	\$0034	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	undefined

These read-only registers hold an 8-bit conversion result. Writes to these registers have no effect. Data in the A/D converter result registers is valid when the CCF flag in the ADCTL register is set, indicating a conversion sequence is complete. If conversion results are needed sooner, refer to Figure 9-3, which shows the A/D conversion sequence diagram.

# 9.5 Operation in STOP and WAIT modes

If a conversion sequence is in progress when either the STOP or WAIT mode is entered, the conversion of the current channel is suspended. When the MCU resumes normal operation, that channel is resampled and the conversion sequence is resumed. As the MCU exits the WAIT mode, the A/D circuits are stable and valid results can be obtained on the first conversion. However, in STOP mode, all analog bias currents are disabled and it is necessary to allow a stabilization period when leaving the STOP mode. If the STOP mode is exited with a delay (DLY = 1), there is enough time for these circuits to stabilize before the first conversion. If the STOP mode is exited with no delay (DLY bit in OPTION register = 0), allow 10 ms for the A/D circuitry to stabilize to avoid invalid results.

# 10 RESETS AND INTERRUPTS

Resets and interrupt operations load the program counter with a vector that points to a new location from which instructions are to be fetched. A reset immediately stops execution of the current instruction and forces the program counter to a known starting address. Internal registers and control bits are initialized so that the MCU can resume executing instructions. An interrupt temporarily suspends normal program execution whilst an interrupt service routine is being executed. After an interrupt has been serviced, the main program resumes as if there had been no interruption.

#### 10.1 Resets

There are four possible sources of reset. Power-on reset (POR) and external reset share the normal reset vector. The computer operating properly (COP) reset and the clock monitor reset each has its own vector.

#### 10.1.1 Power-on reset

A positive transition on VDD generates a power-on reset (POR), which is used only for power-up conditions. POR cannot be used to detect drops in power supply voltages. A 4064  $t_{CYC}$  (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If RESET is at logical zero at the end of 4064  $t_{CYC}$ , the CPU remains in the reset condition until RESET goes to logical one.

It is important to protect the  $\overline{\text{MCU}}$  during power transitions. Most M68HC11 systems need an external circuit that holds the  $\overline{\text{RESET}}$  pin low whenever  $V_{DD}$  is below the minimum operating level. This external voltage level detector, or other external reset circuits, are the usual source of reset in a system. The POR circuit only initializes internal circuitry during cold starts. Refer to Figure 2-3.

# 10.1.2 External reset (RESET)

The CPU distinguishes between internal and external reset conditions by sensing whether the reset pin rises to a logic one in less than two E clock cycles after an internal device releases reset. When a reset condition is sensed, the RESET pin is driven low by an internal device for four E clock cycles, then released. Two E clock cycles later it is sampled. If the pin is still held low, the CPU assumes that an external reset has occurred. If the pin is high, it indicates that the reset was initiated internally by either the COP system or the clock monitor. It is not advisable to connect an external resistor capacitor (RC) power-up delay circuit to the reset pin of M68HC11 devices because the circuit charge time constant can cause the device to misinterpret the type of reset that occurred.

### **10.1.3** COP reset

The MCU includes a COP system to help protect against software failures. When the COP is enabled, the software is responsible for keeping a free-running watchdog timer from timing out. When the software is no longer being executed in the intended sequence, a system reset is initiated.

The state of the NOCOP bit in the CONFIG register determines whether the COP system is enabled or disabled. To change the enable status of the COP system, change the contents of the CONFIG register and then perform a system reset. In the special test and bootstrap operating modes, the COP system is initially inhibited by the disable resets (DISR) control bit in the TEST1 register. The DISR bit can subsequently be written to zero to enable COP resets.

The COP timer rate control bits CR[1:0] in the OPTION register determine the COP timeout period. The system E clock is divided by 2<sup>15</sup> and then further scaled by a factor shown in Table 10-1. After reset, these bits are zero, which selects the shortest timeout period. In normal operating modes, these bits can only be written once within 64 bus cycles after reset.

<b>Table 10-1</b>	COP timer rate select
-------------------	-----------------------

CR[1:0]	Divide E/2 <sup>15</sup> by	XTAL = 8 MHz: timeout <sup>(1)</sup>	XTAL = 12MHz: timeout <sup>(1)</sup>	XTAL = 16 MHz: timeout <sup>(1)</sup>
0 0	1	16.384 ms	10.923 ms	8.192 ms
0 1	4	65.536 ms	43.691 ms	32.768 ms
1 0	16	262.14 ms	174.76 ms	131.07 ms
11	64	1.049 sec	699.05 ms	524.29 ms
	E =	2.0 MHz	3.0 MHz	4.0 MHz

 The timeout period has a tolerance of -0/+one cycle of the E/2<sup>15</sup> clock due to the asynchronous implementation of the COP circuitry. For example, with XTAL = 8 MHz, the uncertainty is -0/+16.384ms. See also the M68HC11 Reference Manual, (M68HC11RM/AD).

#### COPRST — Arm/reset COP timer circuitry register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
COP timer arm/reset (COPRST)	\$003A	(bit 7)	(6)	(5)	(4)	(3)	(2)	(1)	(bit 0)	not affected	ì

Complete the following reset sequence to service the COP timer. Write \$55 to COPRST to arm the COP timer clearing mechanism. Then write \$AA to COPRST to clear the COP timer. Executing instructions between these two steps is possible as long as both steps are completed in the correct sequence before the timer times out.

#### 10.1.4 Clock monitor reset

The clock monitor circuit is based on an internal RC time delay. If no MCU clock edges are detected within this RC time delay, the clock monitor can optionally generate a system reset. The clock monitor function is enabled or disabled by the CME control bit in the OPTION register. The presence of a timeout is determined by the RC delay, which allows the clock monitor to operate without any MCU clocks.

Clock monitor is used as a backup for the COP system. Because the COP needs a clock to function, it is disabled when the clocks stop. Therefore, the clock monitor system can detect clock failures not detected by the COP system.

Semiconductor wafer processing causes variations of the RC timeout values between individual devices. An E clock frequency below 10 kHz is detected as a clock monitor error. An E clock frequency of 200 kHz or more prevents clock monitor errors. Using the clock monitor function when the E clock is below 200 kHz is not recommended.

Special considerations are needed when a STOP instruction is executed and the clock monitor is enabled. Because the STOP function causes the clocks to be halted, the clock monitor function generates a reset sequence if it is enabled at the time the STOP mode was initiated. Before executing a STOP instruction, clear the CME bit in the OPTION register to zero to disable the clock monitor. After recovery from STOP, set the CME bit to logic one to enable the clock monitor.

# 10.1.5 OPTION — System configuration options register 1

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset
System config. options 1 (OPTION)	\$0039	ADPU	CSEL	IRQE	DLY	CME	FCME	CR1	CR0	0001 0000

The special-purpose OPTION register sets internal system configuration options during initialization. The time protected control bits (IRQE, DLY, FCME and CR[1:0]) can be written to only once in the first 64 cycles after a reset and then they become read-only bits. This minimizes the possibility of any accidental changes to the system configuration. They may be written at any time in special modes.

#### **ADPU** — **A/D power-up** (Refer to Section 9)

- 1 (set) A/D system power enabled.
- 0 (clear) A/D system disabled, to reduce supply current.

#### CSEL — Clock select (Refer to Section 9)

- 1 (set) A/D and EEPROM use internal RC clock source (about 1.5MHz).
- 0 (clear) A/D and EEPROM use system E clock (must be at least 1MHz).

#### IRQE — Configure IRQ for falling edge sensitive operation (Refer to Section 3)

- 1 (set) Falling edge sensitive operation.
- 0 (clear) Low level sensitive operation.

#### **DLY** — Enable oscillator start-up delay (Refer to Section 3)

- 1 (set) A delay of approximately 4000 E clock cycles is imposed as the MCU is started up from the STOP mode.
- 0 (clear) The oscillator start-up delay coming out of STOP is bypassed.

#### CME — Clock monitor enable

- 1 (set) Clock monitor enabled.
- 0 (clear) Clock monitor disabled.

This control bit can be read or written at any time and controls whether or not the internal clock monitor circuit triggers a reset sequence when the system clock is slow or absent. When it is clear, the clock monitor circuit is disabled, and when it is set, the clock monitor circuit is enabled. Reset clears the CME bit.

In order to use both STOP and clock monitor, the CME bit should be cleared before executing STOP, then set again after recovering from STOP.

#### FCME — Force clock monitor enable

- 1 (set) Clock monitor enabled; cannot be disabled until next reset.
- 0 (clear) Clock monitor follows the state of the CME bit.

When FCME is set, slow or stopped clocks will cause a clock failure reset sequence. To utilize STOP mode, FCME should always be cleared.

#### CR[1:0] — COP timer rate select bits

The internal E clock is first divided by  $2^{15}$  before it enters the COP watchdog system. These control bits determine a scaling factor for the watchdog timer. See Table 10-1.

# 10

# 10.1.6 CONFIG — Configuration control register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Configuration control (CONFIG)	\$003F	ROMAD	1	1	PAREN	NOSEC	NOCOP	ROMON	EEON	x11x xxxx	

CONFIG controls the presence and location of EEPROM in the memory map and enables the COP watchdog system. A security feature that protects data in EEPROM and RAM is available on mask programmed MCUs. Refer to Section 3.4.4.

CONFIG is made up of EEPROM cells and static working latches. The operation of the MCU is controlled directly by these latches and not the EEPROM byte. When programming the CONFIG register, the EEPROM byte is accessed. When the CONFIG register is read, the static latches are accessed.

These bits can be read at any time. The value read is the one latched into the register from the EEPROM cells during the last reset sequence. A new value programmed into this register is not readable until after a subsequent reset sequence. Unused bits always read as ones.

If SMOD = 1, CONFIG bits can be written at any time. If SMOD = 0, CONFIG bits can only be written using the EEPROM programming sequence, and are neither readable nor active until latched via the next reset.

#### **ROMAD** — **ROM mapping control** (refer to Section 3)

- 1 (set) ROM addressed from \$8000 to \$FFFF.
- 0 (clear) ROM addressed from \$0000 to \$7FFF (expanded mode only).

Bits [6,5] — Not implemented; always read one

#### PAREN — Pull-up assignment register enable (refer to Section 4)

- 1 (set) PPAR register enabled; pull-ups can be enabled using PPAR.
- 0 (clear) PPAR register disabled; all pull-ups disabled.

#### NOSEC — EEPROM security disabled (refer to Section 3)

- 1 (set) Disable security.
- 0 (clear) Enable security.

#### NOCOP — COP system disable

- 1 (set) COP system disabled.
- 0 (clear) COP system enabled (forces reset on timeout).

#### **ROMON** — **ROM enable** (refer to Section 3)

- 1 (set) ROM included in the memory map.
- 0 (clear) ROM excluded from the memory map.

#### **EEON** — **EEPROM enable** (refer to Section 3)

- 1 (set) EEPROM included in the memory map.
- 0 (clear) EEPROM excluded from the memory map.

#### 10.2 Effects of reset

When a reset condition is recognized, the internal registers and control bits are forced to an initial state. Depending on the cause of the reset and the operating mode, the reset vector can be fetched from any of six possible locations, as shown in Table 10-2.

**Table 10-2** Reset cause, reset vector and operating mode

Cause of reset	Normal mode vector	Special test or bootstrap
POR or RESET pin	\$FFFE, \$FFFF	\$BFFE, \$BFFF
Clock monitor failure	\$FFFC, \$FFFD	\$BFFC, \$BFFD
COP watchdog timeout	\$FFFA, \$FFFB	\$BFFA, \$BFFB

These initial states then control on-chip peripheral systems to force them to known start-up states, as described in the following paragraphs.

# 10.2.1 Central processing unit

After reset, the CPU fetches the restart vector from the appropriate address during the first three cycles, and begins executing instructions. The stack pointer and other CPU registers are indeterminate immediately after reset; however, the X and I interrupt mask bits in the condition code register (CCR) are set to mask any interrupt requests. Also, the S-bit in the CCR is set to inhibit the STOP mode.

# 10.2.2 Memory map

After reset, the INIT register is initialized to \$00, putting the 1024 bytes of RAM at locations \$0080 –\$047F, and the control registers at locations \$0000–\$007F. The INIT2 register puts EEPROM at locations \$0D80–\$0FFF.

#### 10.2.3 Parallel I/O

When a reset occurs in expanded operating modes, port B, C, and F pins used for parallel I/O are dedicated to the expansion bus. If a reset occurs during a single chip operating mode, all ports are configured as general-purpose high-impedance inputs.

Note:

Do not confuse pin function with the electrical state of the pin at reset. All general-purpose I/O pins configured as inputs at reset are in a high-impedance state. Port data registers reflect the port's functional state at reset. The pin function is mode dependent.

#### 10.2.4 Timer

During reset, the timer system is initialized to a count of \$0000. The prescaler bits are cleared, and all output compare registers are initialized to \$FFFF. All input capture registers are indeterminate after reset. The output compare 1 mask (OC1M) register is cleared so that successful OC1 compares do not affect any I/O pins. The other four output compares are configured so that they do not affect any I/O pins on successful compares. All input capture edge-detector circuits are configured for capture disabled operation. The timer overflow interrupt flag and all eight timer function interrupt flags are cleared. All nine timer interrupts are disabled because their mask bits have been cleared.

The I4/O5 bit in the PACTL register is cleared to configure the I4/O5 function as OC5; however, the OM5:OL5 control bits in the TCTL1 register are clear so OC5 does not control the PA3 pin.

# 10.2.5 Real-time interrupt (RTI)

The real-time interrupt flag (RTIF) is cleared and automatic hardware interrupts are masked. The rate control bits are cleared after reset and can be initialized by software before the real-time interrupt (RTI) system is used.

#### 10.2.6 Pulse accumulator

The pulse accumulator system is disabled at reset so that the pulse accumulator input (PAI) pin defaults to being a general-purpose input pin.

# 10.2.7 Computer operating properly (COP)

The COP watchdog system is enabled if the NOCOP control bit in the CONFIG register is cleared, and disabled if NOCOP is set. The COP rate is set for the shortest duration timeout.

# 10.2.8 Serial communications interface (SCI)

The reset condition of the SCI system is independent of the operating mode. At reset, the SCI baud rate control register is initialized to \$0004. All transmit and receive interrupts are masked and both the transmitter and receiver are disabled so the port pins default to being general purpose I/O lines. The SCI frame format is initialized to an 8-bit character size. The send break and receiver wake-up functions are disabled. The TDRE and TC status bits in the SCI status register are both set, indicating that there is no transmit data in either the transmit data register or the transmit serial shift register. The RDRF, IDLE, OR, NF, FE, PF, and RAF receive-related status bits are cleared.

Note: The foregoing paragraph also applies to SCI2 and SCI3. Their respective MI BUS functions are disabled, since MIEx is cleared on reset.

# 10.2.9 Serial peripheral interface (SPI)

The SPI system is disabled by reset. The port pins associated with this function default to being general-purpose I/O lines.

# 10.2.10 Analog-to-digital converter

The A/D converter configuration is indeterminate after reset. The ADPU bit is cleared by reset, which disables the A/D system. The conversion complete flag is cleared by reset.

# 10.2.11 System

The EEPROM programming controls are disabled, so the memory system is configured for normal read operation. PSEL[4:0] are initialized with the binary value %00110, causing the external  $\overline{IRQ}$  pin to have the highest I-bit interrupt priority. The  $\overline{IRQ}$  pin is configured for level-sensitive operation (for wired-OR systems). The RBOOT, SMOD, and MDA bits in the HPRIO register reflect the status of the MODB and MODA inputs at the rising edge of reset. The DLY control bit is set to specify that an oscillator start-up delay is imposed upon recovery from STOP mode. The clock monitor system is disabled because CME and FCME are cleared.

# 10.3 Reset and interrupt priority

Resets and interrupts have a hardware priority that determines which reset or interrupt is serviced first when simultaneous requests occur. Any maskable interrupt can be given priority over other maskable interrupts.

The first six interrupt sources are not maskable by the I-bit in the CCR. The priority arrangement for these sources is fixed and is as follows:

- 1) POR or RESET pin
- 2) Clock monitor reset
- 3) COP watchdog reset
- 4) XIRQ interrupt
- Illegal opcode interrupt see Section 10.4.3 for details of handling
- Software interrupt (SWI) see Section 10.4.4 for details of handling

The maskable interrupt sources have the following priority arrangement:

- 5) IRQ
- 6) Real-time interrupt
- 7) Timer input capture 1
- 8) Timer input capture 2
- 9) Timer input capture 3
- 10) Timer output compare 1
- 11) Timer output compare 2
- 12) Timer output compare 3
- 13) Timer output compare 4
- 14) Timer input capture 4/output compare 5
- 15) SCI2/MI BUS system
- 16) SCI3/MI BUS system
- 17) Timer overflow
- 18) Pulse accumulator overflow
- 19) Pulse accumulator input edge
- 20) SPI transfer complete
- 21) SCI1 system

Any one of these maskable interrupts can be assigned the highest maskable interrupt priority by writing the appropriate value to the PSEL bits in the HPRIO register. Otherwise, the priority arrangement remains the same. An interrupt that is assigned highest priority is still subject to global masking by the I-bit in the CCR, or by any associated local bits. Interrupt vectors are not affected by priority assignment. To avoid race conditions, HPRIO can only be written while I-bit interrupts are inhibited.

MC68HC11P2

# 10.3.1 HPRIO — Highest priority I-bit interrupt and misc. register

	Address	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	State on reset	
Highest priority interrupt (HPRIO)	\$003C	RBOOT	SMOD	MDA	PSEL4	PSEL3	PSEL2	PSEL1	PSEL0	xxx0 0110	

RBOOT, SMOD, and MDA bits depend on power-up initialization mode and can only be written in special modes when SMOD = 1. Refer to Table 3-4.

#### **RBOOT** — **Read bootstrap ROM** (refer to Section 3)

- 1 (set) Bootloader ROM enabled, at \$BE40-\$BFFF.
- 0 (clear) Bootloader ROM disabled and not in map.

#### **SMOD** — **Special mode select** (refer to Section 3)

- 1 (set) Special mode variation in effect.
- 0 (clear) Normal mode variation in effect.

#### **MDA** — **Mode select A** (refer to Section 3)

- 1 (set) Normal expanded or special test mode in effect.
- 0 (clear) Normal single chip or special bootstrap mode in effect.

#### PSEL[4:0] — Priority select bits

These bits select one interrupt source to be elevated above all other I-bit-related sources and can be written to only while the I-bit in the CCR is set (interrupts disabled). See Table 10-3.

 Table 10-3
 Highest priority interrupt selection

	PSELx			Interment corresponded	
4	3	2	1	0	Interrupt source promoted
0	0	0	Χ	Х	reserved (default to IRQ)
0	0	1	0	0	reserved (default to IRQ)
0	0	1	0	1	reserved (default to IRQ)
0	0	1	1	0	IRQ (external pin)
0	0	1	1	1	Real-time interrupt
0	1	0	0	0	Timer input capture 1
0	1	0	0	1	Timer input capture 2
0	1	0	1	0	Timer input capture 3
0	1	0	1	1	Timer output compare 1
0	1	1	0	0	Timer output compare 2
0	1	1	0	1	Timer output compare 3
0	1	1	1	0	Timer output compare 4
0	1	1	1	1	Timer output compare 5/input capture 4
1	0	0	0	0	Timer overflow
1	0	0	0	1	Pulse accumulator overflow
1	0	0	1	0	Pulse accumulator input edge
1	0	0	1	1	SPI serial transfer complete
1	0	1	0	0	SCI1 serial system
1	0	1	0	1	SCI2/MI BUS serial system
1	0	1	1	0	SCI3/MI BUS serial system
1	0	1	1	1	reserved (default to $\overline{\text{IRQ}}$ )
1	1	Χ	Χ	Χ	reserved (default to $\overline{IRQ}$ )

 Table 10-4
 Interrupt and reset vector assignments

Vector address	Interrupt source	CCR mask bit	Local mask
FFC0, C1 – FFD0, D1	reserved	_	_
FFD2, D3	SCI/MI BUS3 receive data register full     SCI/MI BUS3 receiver overrun     SCI3 transmit data register empty     SCI3 transmit complete     SCI3 idle line detect	I	RIE3 RIE3 TIE3 TCIE3 ILIE3
FFD4, D5	SCI/MI BUS2 receive data register full     SCI/MI BUS2 receiver overrun     SCI2 transmit data register empty     SCI2 transmit complete     SCI2 idle line detect	I	RIE2 RIE2 TIE2 TCIE2 ILIE2
FFD6, D7	SCI1 receive data register full     SCI1 receiver overrun     SCI1 transmit data register empty     SCI1 transmit complete     SCI1 idle line detect	I	RIE RIE TIE TCIE ILIE
FFD8, D9	SPI serial transfer complete	I	SPIE
FFDA, DB	Pulse accumulator input edge	I	PAII
FFDC, DD	Pulse accumulator overflow	I	PAOVI
FFDE, DF	Timer overflow	I	TOI
FFE0, E1	Timer input capture 4/output compare 5	I	I4/O5I
FFE2, E3	Timer output compare 4	I	OC4I
FFE4, E5	Timer output compare 3	I	OC3I
FFE6, E7	Timer output compare 2	I	OC2I
FFE8, E9	Timer output compare 1	I	OC1I
FFEA, EB	Timer input capture 3	I	IC3I
FFEC, ED	Timer input capture 2	I	IC2I
FFEE, EF	Timer input capture 1	I	IC1I
FFF0, F1	Real-time interrupt	I	RTII
FFF2, F3	IRQ pin	I	None
FFF4, F5	XIRQ pin	Х	None
FFF6, F7	Software interrupt	None	None
FFF8, F9	Illegal opcode trap	None	None
FFFA, FB	COP failure	None	NOCOP
FFFC, FD	Clock monitor fail	None	CME
FFFE, FF	RESET	None	None

# 10.4 Interrupts

Excluding reset type interrupts, the MC68HC11P2 has 20 interrupt vectors that support 32 interrupt sources. The 17 maskable interrupts are generated by on-chip peripheral systems. These interrupts are recognized when the global interrupt mask bit (I) in the condition code register (CCR) is clear. The three nonmaskable interrupt sources are illegal opcode trap, software interrupt, and  $\overline{\text{XIRQ}}$  pin. Refer to Table 10-4, which shows the interrupt sources and vector assignments for each source.

For some interrupt sources, such as the SCI interrupts, the flags are automatically cleared during the normal course of responding to the interrupt requests. For example, the RDRF flag in the SCI system is cleared by the automatic clearing mechanism consisting of a read of the SCI status register while RDRF is set, followed by a read of the SCI data register. The normal response to an RDRF interrupt request would be to read the SCI status register to check for receive errors, then to read the received data from the SCI data register. These two steps satisfy the automatic clearing mechanism without requiring any special instructions.

# 10.4.1 Interrupt recognition and register stacking

An interrupt can be recognized at any time after it is enabled by its local mask, if any, and by the global mask bit in the CCR. Once an interrupt source is recognized, the CPU responds at the completion of the instruction being executed. Interrupt latency varies according to the number of cycles required to complete the current instruction. When the CPU begins to service an interrupt, the contents of the CPU registers are pushed onto the stack in the order shown in Table 10-5. After the CCR value is stacked, the I-bit and the X-bit, if  $\overline{\text{XIRQ}}$  is pending, are set to inhibit further interrupts. The interrupt vector for the highest priority pending source is fetched, and execution continues at the address specified by the vector. At the end of the interrupt service routine, the return from interrupt instruction is executed and the saved registers are pulled from the stack in reverse order so that normal program execution can resume. Refer to Section 11 for further information.

**Table 10-5** Stacking order on entry to interrupts

Memory location	CPU registers
SP	PCL
SP – 1	PCH
SP – 2	IYL
SP – 3	IYH
SP – 4	IXL
SP – 5	IXH
SP - 6	ACCA
SP – 7	ACCB
SP – 8	CCR

# 10.4.2 Nonmaskable interrupt request (XIRQ)

Nonmaskable interrupts are useful because they can always interrupt CPU operations. The most common use for such an interrupt is for serious system problems, such as program runaway or power failure. The  $\overline{\text{XIRQ}}$  input is an updated version of the  $\overline{\text{NMI}}$  (nonmaskable interrupt) input of earlier MCUs.

Upon reset, both the X-bit and I-bit of the CCR are set to inhibit all maskable interrupts and  $\overline{\text{XIRQ}}$ . After minimum system initialization, software can clear the X-bit by a TAP instruction, enabling  $\overline{\text{XIRQ}}$  interrupts. Thereafter, software cannot set the X-bit. Thus, an  $\overline{\text{XIRQ}}$  interrupt is a nonmaskable interrupt. Because the operation of the I-bit-related interrupt structure has no effect on the X-bit, the internal  $\overline{\text{XIRQ}}$  pin remains unmasked. In the interrupt priority logic, the  $\overline{\text{XIRQ}}$  interrupt has a higher priority than any source that is maskable by the I-bit. All I-bit-related interrupts operate normally with their own priority relationship.

When an I-bit-related interrupt occurs, the I-bit is automatically set by hardware after stacking the CCR byte. The X-bit is not affected. When an X-bit-related interrupt occurs, both the X and I bits are automatically set by hardware after stacking the CCR. A return from interrupt instruction restores the X and I bits to their pre-interrupt request state.

# 10.4.3 Illegal opcode trap

Because not all possible opcodes or opcode sequences are defined, the MCU includes an illegal opcode detection circuit, which generates an interrupt request. When an illegal opcode is detected and the interrupt is recognized, the current value of the program counter is stacked. After interrupt service is complete, the user should reinitialize the stack pointer to ensure that repeated execution of illegal opcodes does not cause stack underflow. Left uninitialized, the illegal opcode vector can point to a memory location that contains an illegal opcode. This condition causes an infinite loop that causes stack underflow. The stack grows until the system crashes.

The illegal opcode trap mechanism works for all unimplemented opcodes on all four opcode map pages. The address stacked as the return address for the illegal opcode interrupt is the address of the first byte of the illegal opcode. Otherwise, it would be almost impossible to determine whether the illegal opcode had been one or two bytes. The stacked return address can be used as a pointer to the illegal opcode, so that the illegal opcode service routine can evaluate the offending opcode.

# 10.4.4 Software interrupt

SWI is an instruction, and thus cannot be interrupted until complete. SWI is not inhibited by the global mask bits in the CCR. Because execution of SWI sets the I mask bit, once an SWI interrupt begins, other interrupts are inhibited until SWI is complete, or until user software clears the I bit in the CCR.

### 10.4.5 Maskable interrupts

The maskable interrupt structure of the MCU can be extended to include additional external interrupt sources through the  $\overline{\text{IRQ}}$  pin. The default configuration of this pin is a low-level sensitive wired-OR network. When an event triggers an interrupt, a software accessible interrupt flag is set. When enabled, this flag causes a constant request for interrupt service. After the flag is cleared, the service request is released.

# 10.4.6 Reset and interrupt processing

The following flow diagrams illustrate the reset and interrupt process. Figure 10-1 and Figure 10-2 illustrate how the CPU begins from a reset and how interrupt detection relates to normal opcode fetches. Figure 10-3 to Figure 10-4 provide an expanded version of a block in Figure 10-1 and illustrate interrupt priorities. Figure 10-6 shows the resolution of interrupt sources within the SCI subsystem.

# 10.5 Low power operation

Both STOP and WAIT suspend CPU operation until a reset or interrupt occurs. The WAIT condition suspends processing and reduces power consumption to an intermediate level. The STOP condition turns off all on-chip clocks and reduces power consumption to an absolute minimum while retaining the contents of all bytes of the RAM.

#### 10.5.1 WAIT

The WAI opcode places the MCU in the WAIT condition, during which the CPU registers are stacked and CPU processing is suspended until a qualified interrupt is detected. The interrupt can be an external  $\overline{\text{IRQ}}$ , an  $\overline{\text{XIRQ}}$ , or any of the internally generated interrupts, such as the timer or serial interrupts. The on-chip crystal oscillator remains active throughout the WAIT stand-by period.

The reduction of power in the WAIT condition depends on how many internal clock signals driving on-chip peripheral functions can be shut down. The CPU is always shut down during WAIT. While in the wait state, the address/data bus repeatedly runs read cycles to the address where the CCR contents were stacked. The MCU leaves the wait state when it senses any interrupt that has not been masked.

The free-running timer system is shut down only if the I-bit is set to one and the COP system is disabled by NOCOP being set to one. Several other systems can also be in a reduced power consumption state depending on the state of software-controlled configuration control bits. Power consumption by the analog-to-digital (A/D) converter is not affected significantly by the WAIT condition. However, the A/D converter current can be eliminated by writing the ADPU bit to zero.

10

The SPI system is enabled or disabled by the SPE control bit. The SCI transmitter is enabled or disabled by the TE bit, and the SCI receiver is enabled or disabled by the RE bit. Therefore the power consumption in WAIT is dependent on the particular application.

#### 10.5.2 STOP

Executing the STOP instruction while the S-bit in the CCR is equal to zero places the MCU in the STOP condition. If the S-bit is not zero, the STOP opcode is treated as a no-op (NOP). The STOP condition offers minimum power consumption because all clocks, including the crystal oscillator, are stopped while in this mode. To exit STOP and resume normal processing, a logic low level must be applied to one of the external interrupts ( $\overline{IRQ}$  or  $\overline{XIRQ}$ ) or to the  $\overline{RESET}$  pin. A pending edge-triggered  $\overline{IRQ}$  can also bring the CPU out of STOP.

Because all clocks are stopped in this mode, all internal peripheral functions also stop. The data in the internal RAM is retained as long as  $V_{DD}$  power is maintained. The CPU state and I/O pin levels are static and are unchanged by STOP. Therefore, when an interrupt comes to restart the system, the MCU resumes processing as if there were no interruption. If reset is used to restart the system a normal reset sequence results where all I/O pins and functions are also restored to their initial states.

To use the  $\overline{IRQ}$  pin as a means of recovering from STOP, the I-bit in the CCR must be clear ( $\overline{IRQ}$  not masked). The  $\overline{XIRQ}$  pin can be used to wake up the MCU from STOP regardless of the state of the X-bit in the CCR, although the recovery sequence depends on the state of the X-bit. If X is set to zero ( $\overline{XIRQ}$  not masked), the MCU starts up, beginning with the stacking sequence leading to normal service of the  $\overline{XIRQ}$  request. If X is set to one ( $\overline{XIRQ}$  masked or inhibited), then processing continues with the instruction that immediately follows the STOP instruction, and no  $\overline{XIRQ}$  interrupt service is requested or pending.

Because the oscillator is stopped in STOP mode, a restart delay may be imposed to allow oscillator stabilization upon leaving STOP. If the internal oscillator is being used, this delay is required; however, if a stable external oscillator is being used, the DLY control bit can be used to bypass this start-up delay. The DLY control bit is set by reset and can be optionally cleared during initialization. If the DLY equal to zero option is used to avoid start-up delay on recovery from STOP, then reset should not be used as the means of recovering from STOP, as this causes DLY to be set again by reset, imposing the restart delay. This same delay also applies to power-on-reset, regardless of the state of the DLY control bit, but does not apply to a reset while the clocks are running.




Figure 10-1 Processing flow out of reset (1 of 2)




Figure 10-2 Processing flow out of reset (2 of 2)





Figure 10-3 Interrupt priority resolution (1 of 3)



† Refer to Figure 10-6 for further details on SCI interrupts.

Figure 10-4 Interrupt priority resolution (2 of 3)




Figure 10-5 Interrupt priority resolution (3 of 3)






Figure 10-6 Interrupt source resolution within the SCI subsystem

# 11 CPU CORE AND INSTRUCTION SET

This section discusses the M68HC11 central processing unit (CPU) architecture, its addressing modes and the instruction set. For more detailed information on the instruction set, refer to the *M68HC11 Reference Manual (M68HC11RM/AD)*.

The CPU is designed to treat all peripheral, I/O and memory locations identically, as addresses in the 64kbyte memory map. This is referred to as memory-mapped I/O. There are no special instructions for I/O that are separate from those used for memory. This architecture also allows accessing an operand from an external memory location with no execution-time penalty.

## 11.1 Registers

M68HC11 CPU registers are an integral part of the CPU and are not addressed as if they were memory locations. The seven registers are shown in Figure 11-1 and are discussed in the following paragraphs.




Figure 11-1 Programming model

### 11.1.1 Accumulators A, B and D

Accumulators A and B are general-purpose 8-bit registers that hold operands and results of arithmetic calculations or data manipulations. For some instructions, these two accumulators are treated as a single double-byte (16-bit) accumulator called accumulator D. Although most operations can use accumulators A or B interchangeably, the following exceptions apply:

- The ABX and ABY instructions add the contents of 8-bit accumulator B to the contents of 16-bit register X or Y, but there are no equivalent instructions that use A instead of B.
- The TAP and TPA instructions transfer data from accumulator A to the condition code register, or from the condition code register to accumulator A, however, there are no equivalent instructions that use B rather than A.
- The decimal adjust accumulator A (DAA) instruction is used after binary-coded decimal (BCD) arithmetic operations, but there is no equivalent BCD instruction to adjust accumulator B.
- The add, subtract, and compare instructions associated with both A and B (ABA, SBA, and CBA) only operate in one direction, making it important to plan ahead to ensure the correct operand is in the correct accumulator.

## 11.1.2 Index register X (IX)

The IX register provides a 16-bit indexing value that can be added to the 8-bit offset provided in an instruction to create an effective address. The IX register can also be used as a counter or as a temporary storage register.

## 11.1.3 Index register Y (IY)

The 16-bit IY register performs an indexed mode function similar to that of the IX register. However, most instructions using the IY register require an extra byte of machine code and an extra cycle of execution time because of the way the opcode map is implemented. Refer to Section 11.3 for further information.

## 11.1.4 Stack pointer (SP)

The M68HC11 CPU has an automatic program stack. This stack can be located anywhere in the address space and can be any size up to the amount of memory available in the system. Normally the SP is initialized by one of the first instructions in an application program. The stack is configured as a data structure that grows downward from high memory to low memory. Each time a new byte is pushed onto the stack, the SP is decremented. Each time a byte is pulled from the stack, the SP is incremented. At any given time, the SP holds the 16-bit address of the next free location in the stack. Figure 11-2 is a summary of SP operations.




Figure 11-2 Stacking operations

When a subroutine is called by a jump to subroutine (JSR) or branch to subroutine (BSR) instruction, the address of the instruction after the JSR or BSR is automatically pushed onto the stack, less significant byte first. When the subroutine is finished, a return from subroutine (RTS) instruction is executed. The RTS pulls the previously stacked return address from the stack, and loads it into the program counter. Execution then continues from this recovered return address.

When an interrupt is recognized, the current instruction finishes normally, the return address (the current value in the program counter) is pushed onto the stack, all of the CPU registers are pushed onto the stack, and execution continues at the address specified by the vector for the interrupt. At the end of the interrupt service routine, an RTI instruction is executed. The RTI instruction causes the saved registers to be pulled off the stack in reverse order. Program execution resumes at the return address.

There are instructions that push and pull the A and B accumulators and the X and Y index registers. These instructions are often used to preserve program context. For example, pushing accumulator A onto the stack when entering a subroutine that uses accumulator A, and then pulling accumulator A off the stack just before leaving the subroutine, ensures that the contents of a register will be the same after returning from the subroutine as they were before starting the subroutine.

## 11.1.5 Program counter (PC)

The program counter, a 16-bit register, contains the address of the next instruction to be executed. After reset, the program counter is initialized from one of six possible vectors, depending on operating mode and the cause of reset.

Table 11-1 Reset vector comparison

	POR or RESET pin	Clock monitor	COP watchdog
Normal	\$FFFE, \$FFFF	\$FFFC, \$FFFD	\$FFFA, \$FFFB
Test or Boot	\$BFFE, \$BFFF	\$BFFE, \$BFFF	\$BFFE, \$BFFF

## 11.1.6 Condition code register (CCR)

This 8-bit register contains five condition code indicators (C, V, Z, N, and H), two interrupt masking bits, (IRQ and XIRQ) and a stop disable bit (S). In the M68HC11 CPU, condition codes are automatically updated by most instructions. For example, load accumulator A (LDAA) and store accumulator A (STAA) instructions automatically set or clear the N, Z, and V condition code flags. Pushes, pulls, add B to X (ABX), add B to Y (ABY), and transfer/exchange instructions do not affect the condition codes. Refer to Table 11-2, which shows the condition codes that are affected by a particular instruction.

## 11.1.6.1 Carry/borrow (C)

The C-bit is set if the arithmetic logic unit (ALU) performs a carry or borrow during an arithmetic operation. The C-bit also acts as an error flag for multiply and divide operations. Shift and rotate instructions operate with and through the carry bit to facilitate multiple-word shift operations.

## 11.1.6.2 Overflow (V)

The overflow bit is set if an operation causes an arithmetic overflow. Otherwise, the V-bit is cleared

## 11.1.6.3 Zero (Z)

The Z-bit is set if the result of an arithmetic, logic, or data manipulation operation is zero. Otherwise, the Z-bit is cleared. Compare instructions do an internal implied subtraction and the condition codes, including Z, reflect the results of that subtraction. A few operations (INX, DEX, INY, and DEY) affect the Z-bit and no other condition flags. For these operations, only '=' and '\neq' conditions can be determined.

## 11.1.6.4 Negative (N)

The N-bit is set if the result of an arithmetic, logic, or data manipulation operation is negative; otherwise, the N-bit is cleared. A result is said to be negative if its most significant bit (MSB) is set (MSB = 1). A quick way to test whether the contents of a memory location have the MSB set is to load it into an accumulator and then check the status of the N-bit.

## 11.1.6.5 Interrupt mask (I)

The interrupt request (IRQ) mask (I-bit) is a global mask that disables all maskable interrupt sources. While the I-bit is set, interrupts can become pending, but the operation of the CPU continues uninterrupted until the I-bit is cleared. After any reset, the I-bit is set by default and can only be cleared by a software instruction. When an interrupt is recognized, the I-bit is set after the registers are stacked, but before the interrupt vector is fetched. After the interrupt has been serviced, a return from interrupt instruction is normally executed, restoring the registers to the values that were present before the interrupt occurred. Normally, the I-bit is zero after a return from interrupt is executed. Although the I-bit can be cleared within an interrupt service routine, 'nesting' interrupts in this way should only be done when there is a clear understanding of latency and of the arbitration mechanism. Refer to Section 10.

## 11.1.6.6 Half carry (H)

The H-bit is set when a carry occurs between bits 3 and 4 of the arithmetic logic unit during an ADD, ABA, or ADC instruction. Otherwise, the H-bit is cleared. Half carry is used during BCD operations.

## 11.1.6.7 X interrupt mask (X)

The XIRQ mask (X) bit disables interrupts from the  $\overline{\text{XIRQ}}$  pin. After any reset, X is set by default and must be cleared by a software instruction. When an  $\overline{\text{XIRQ}}$  interrupt is recognized, the X and I bits are set after the registers are stacked, but before the interrupt vector is fetched. After the interrupt has been serviced, an RTI instruction is normally executed, causing the registers to be restored to the values that were present before the interrupt occurred. The X interrupt mask bit is set only by hardware ( $\overline{\text{RESET}}$  or  $\overline{\text{XIRQ}}$  acknowledge). X is cleared only by program instruction (TAP, where the associated bit of A is 0; or RTI, where bit 6 of the value loaded into the CCR from the stack has been cleared). There is no hardware action for clearing X.

## 11.1.6.8 Stop disable (S)

Setting the STOP disable (S) bit prevents the STOP instruction from putting the M68HC11 into a low-power stop condition. If the STOP instruction is encountered by the CPU while the S-bit is set, it is treated as a no-operation (NOP) instruction, and processing continues to the next instruction. S is set by reset — i.e. STOP is disabled by default.

## 11.2 Data types

The M68HC11 CPU supports the following data types:

- Bit data
- 8-bit and 16-bit signed and unsigned integers
- 16-bit unsigned fractions
- 16-bit addresses

A byte is eight bits wide and can be accessed at any byte location. A word is composed of two consecutive bytes with the most significant byte at the lower value address. Because the M68HC11 is an 8-bit CPU, there are no special requirements for alignment of instructions or operands.

## 11.3 Opcodes and operands

The M68HC11 family of microcontrollers uses 8-bit opcodes. Each opcode identifies a particular instruction and associated addressing mode to the CPU. Several opcodes are required to provide each instruction with a range of addressing capabilities. Only 256 opcodes would be available if the range of values were restricted to the number able to be expressed in 8-bit binary numbers.

A four-page opcode map has been implemented to expand the number of instructions. An additional byte, called a prebyte, directs the processor from page 0 of the opcode map to one of the other three pages. As its name implies, the additional byte precedes the opcode.

A complete instruction consists of a prebyte, if any, an opcode, and zero, one, two, or three operands. The operands contain information the CPU needs for executing the instruction. Complete instructions can be from one to five bytes long.

## 11.4 Addressing modes

Six addressing modes (immediate, direct, extended, indexed, inherent and relative) are detailed in the following paragraphs and can be used to access memory. All modes except inherent mode use an effective address. The effective address is the memory address from which the argument is fetched or stored, or the address from which execution is to proceed. The effective address can be specified within an instruction, or it can be calculated.

## 11.4.1 Immediate (IMM)

In the immediate addressing mode an argument is contained in the byte(s) immediately following the opcode. The number of bytes following the opcode matches the size of the register or memory location being operated on. There are two, three and four (if prebyte is required) byte immediate instructions. The effective address is the address of the byte following the instruction.

## 11.4.2 Direct (DIR)

In the direct addressing mode, the low-order byte of the operand address is contained in a single byte following the opcode, and the high-order byte of the address is assumed to be \$00. Addresses \$00–\$FF are thus accessed directly, using two-byte instructions. Execution time is reduced by eliminating the additional memory access required for the high-order address byte. In most applications, this 256-byte area is reserved for frequently referenced data. In M68HC11 MCUs, the memory map can be configured for combinations of internal registers, RAM, or external memory to occupy these addresses.

## 11.4.3 Extended (EXT)

In the extended addressing mode, the effective address of the argument is contained in two bytes following the opcode byte. These are three-byte instructions (or four-byte instructions if a prebyte is required). One or two bytes are needed for the opcode and two for the effective address.

### 11.4.4 Indexed (IND, X; IND, Y)

In the indexed addressing mode, an 8-bit unsigned offset contained in the instruction is added to the value contained in an index register (IX or IY) — the sum is the effective address. This addressing mode allows referencing of any memory location in the 64 kbyte address space. These are two- to five-byte instructions, depending on whether or not a prebyte is required.

## 11.4.5 Inherent (INH)

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations that use only the index registers or accumulators, as well as control instructions with no arguments, are included in this addressing mode. These are one or two-byte instructions.

## 11.4.6 Relative (REL)

The relative addressing mode is used only for branch instructions. If the branch condition is true, an 8-bit signed offset included in the instruction is added to the contents of the program counter to form the effective branch address. Otherwise, control proceeds to the next instruction. These are usually two-byte instructions.

## 11

#### 11.5 Instruction set

Refer to Table 11-2, which shows all the M68HC11 instructions in all possible addressing modes. For each instruction, the table shows the operand construction, the number of machine code bytes, and execution time in CPU E clock cycles.

Table 11-2 Instruction set (Sheet 1 of 6)

Mnemonic	Operation	Description	Addressing		Instruction		L	_ ′	Co	nd	itio	n c	ode	s	_
wnemonic	Operation	Description	mode	Opcode	Operand	Cycles	s	X	I	н	Ι	N	Z	٧	С
ABA	Add accumulators	$A + B \Rightarrow A$	INH	1B	_	2	-	_	. ,	Δ		Δ	Δ	Δ	Δ
ABX	Add B to X	IX + (00:B) ⇒ IX	INH	3A	_	3	1-	=	-	_	_	_	=	_	_
ABY	Add B to Y	IY + (00:B) ⇒ IY	INH	18 3A	_	4	-	_		_	_	_	_	_	_
ADCA (opr)	Add with carry to A	$A + M + C \Rightarrow A$	A IMM A DIR A EXT A IND, X A IND, Y	89 99 B9 A9 18 A9	ii dd hh II ff	2 3 4 4 5	_	_	. 1	Δ	_	Δ	Δ	Δ	. Δ
ADCB (opr)	Add with carry to B	$B + M + C \Rightarrow B$	B IMM B DIR B EXT B IND, X B IND, Y	C9 D9 F9 E9 18 E9	ii dd hh II ff	2 3 4 4 5		_	. 1	Δ		Δ	Δ	Δ	. Δ
ADDA (opr)	Add memory to A	A + M ⇒ A	A IMM A DIR A EXT A IND, X A IND, Y	8B 9B BB AB 18 AB	ii dd hh II ff	2 3 4 4 5	-	_	- 1	Δ	_	Δ	Δ	Δ	Δ
ADDB (opr)	Add memory to B	$B + M \Rightarrow B$	B IMM B DIR B EXT B IND, X B IND, Y	CB DB FB EB	ii dd hh II ff	2 3 4 4 5	_	-	. 1	Δ	_	Δ	Δ	Δ	Δ
ADDD (opr)	Add 16-bit to D	D + (M:M+1) ⇒ D	IMM DIR EXT IND, X IND, Y	C3 D3 F3 E3 18 E3	jj kk dd hh II ff	4 5 6 6 7	-	_	-		_	Δ	Δ	Δ	. Δ
ANDA (opr)	AND A with memory	$A \cdot M \Rightarrow A$	A IMM A DIR A EXT A IND, X A IND, Y	84 94 B4 A4 18 A4	ii dd hh II ff	2 3 4 4 5	-	_	-	_	_	Δ	Δ	0	_
ANDB (opr)	AND B with memory	$B \cdot M \Rightarrow B$	B IMM B DIR B EXT B IND, X B IND, Y	C4 D4 F4 E4 18 E4	ii dd hh II ff ff	2 3 4 4 5	_	_		_		Δ	Δ	0	_
ASL (opr)	Arithmetic shift left	<u> </u>	EXT IND, X IND, Y	78 68 18 68	hh II ff ff	6 6 7	-	_	-	_	_	Δ	Δ	Δ	. Δ
ASLA	Arithmetic shift left A	b7 b0	A INH	48	_	2	1-	=		_		Δ	Δ	Δ	. Δ
ASLB	Arithmetic shift left B		B INH	58	_	2	1-	=		_		Δ	Δ	Δ	Δ
ASLD	Arithmetic shift left D	C+ 0	INH	05	_	3	-	_	-	_	_	Δ	Δ	Δ	. Δ
ASR	Arithmetic shift right		EXT IND, X IND, Y	77 67 18 67	hh II ff ff	6 6 7	-	_		_	_	Δ	Δ	Δ	. Δ
ASRA	Arithmetic shift right A	b7 b0	A INH	47	_	2	E	_	_	_	_	Δ	Δ	Δ	. Δ
ASRB	Arithmetic shift right B		B INH	57	_	2	_	_		_	_[	Δ	Δ	Δ	Δ
BCC (rel)	Branch if carry clear	C = 0 ?	REL	24	rr	3	<u> </u> -	Ξ		_	_[		_	Ξ	
BCLR (opr) (msk)	Clear bit(s)	$M \cdot (\overline{mm}) \Rightarrow M$	DIR IND, X IND, Y	15 1D 18 1D	dd mm ff mm ff mm	6 7 8	-	-		-	_	Δ	Δ	0	_
BCS (rel)	Branch if carry set	C = 1 ?	REL	25	rr	3	-	=	_	_	_	_	=		-
BEQ (rel)	Branch if equal to zero	Z = 1 ?	REL	27	rr	3	1-	=		_	_	_	=	_	-
BGE (rel)	Branch if ≥zero	N ⊕ V = 0 ?	REL	2C	rr	3	1-	=	_	_		_	=	_	-
BGT (rel)	Branch if > zero	Z + (N ⊕ V) = 0 ?	REL	2E	rr	3	1-	_	-	_		_	=	_	-
BHI (rel)	Branch if higher	C + Z = 0 ?	REL	22	rr	3	1_	Ξ	_	_	$\exists$		Ξ		_

Table 11-2 Instruction set (Sheet 2 of 6)

Mnemonic	Operation	Description	Addressing		Instruction		Conditi	ion codes
winemonic	Operation	Description	mode	Opcode	Operand	Cycles	S X H I	N Z V C
BHS (rel)	Branch if higher or same	C = 0 ?	REL	24	rr	3		
BITA (opr)	Bit(s) test A with memory	Α·Μ	A IMM A DIR A EXT A IND, X A IND, Y	85 95 B5 A5 18 A5	ii dd hh II ff	2 3 4 4 5		- Δ Δ 0 -
BITB (opr)	Bit(s) test B with memory	B∙M	B IMM B DIR B EXT B IND, X B IND, Y	C5 D5 F5 E5 18 E5	ii dd hh II ff	2 3 4 4 5		- Δ Δ 0 -
BLE (rel)	Branch if ≤zero	$Z + (N \oplus V) = 1$ ?	REL	2F	rr	3		
BLO (rel)	Branch if lower	C = 1 ?	REL	25	rr	3		
BLS (rel)	Branch if lower or same	C + Z = 1 ?	REL	23	rr	3		
BLT (rel)	Branch if < zero	N ⊕ V = 1 ?	REL	2D	rr	3		
BMI (rel)	Branch if minus	N = 1 ?	REL	2B	rr	3		
BNE (rel)	Branch if ≠ zero	Z = 0 ?	REL	26	rr	3		
BPL(rel)	Branch if plus	N = 0 ?	REL	2A	rr	3		
BRA (rel)	Branch always	1 = 1 ?	REL	20	rr	3		
BRCLR(opr) (msk) (rel)	Branch if bit(s) clear	M • mm = 0 ?	DIR IND, X IND, Y	13 1F 18 1F	dd mm rr ff mm rr ff mm rr	6 7 8		
BRN (rel)	Branch never	1 = 0 ?	REL	21	rr	3		
BRSET(opr) (msk) (rel)	Branch if bit(s) set	M • mm = 0 ?	DIR IND, X IND, Y	12 1E 18 1E	dd mm rr ff mm rr ff mm rr	6 7 8		
BSET (opr) (msk)	Set bit(s)	$M + mm \Rightarrow M$	DIR IND, X IND, Y	14 1C 18 1C	dd mm ff mm ff mm	6 7 8		- Δ Δ 0 -
BSR (rel)	Branch to subroutine	see Figure 11-2	REL	8D	rr	6		
BVC (rel)	Branch if overflow clear	V = 0 ?	REL	28	rr	3		
BVS (rel)	Branch if overflow set	V = 1 ?	REL	29	rr	3		
CBA	Compare A with B	A – B	INH	11	_	2		- Δ Δ Δ Δ
CLC	Clear carry bit	0 ⇒ C	INH	0C	_	2		0
CLI	Clear interrupt mask	0 ⇒ I	INH	0E	_	2	0	
CLR (opr)	Clear memory byte	$0 \Rightarrow M$	DIR IND, X IND, Y	7F 6F 18 6F	hh II ff ff	6 6 7		- 0 1 0 0
CLRA	Clear accumulator A	$0 \Rightarrow A$	A INH	4F	_	2		- 0 1 0 0
CLRB	Clear accumulator B	$0 \Rightarrow B$	B INH	5F		2	<u> </u>	- 0 1 0 0
CLV	Clear overflow flag	$0 \Rightarrow V$	INH	0A	_	2		0 -
CMPA (opr)	Compare A with memory	A – M	A IMM A DIR A EXT A IND, X A IND, Y	81 91 B1 A1 18 A1	ii dd hh II ff	2 3 4 4 5		- Δ Δ Δ Δ
CMPB (opr)	Compare B with memory	B – M	B IMM B DIR B EXT B IND, X B IND, Y	C1 D1 F1 E1 18 E1	ii dd hh II ff	2 3 4 4 5		- Δ Δ Δ Δ
COM (opr)	Ones complement memory byte	\$FF – M ⇒ M	EXT IND, X IND, Y	73 63 18 63	hh II ff ff	6 6 7		- Δ Δ 0 1
COMA	Ones complement A	$FF - A \Rightarrow A$	A INH	43		2		- Δ Δ 0 1
COMB	Ones complement B	$FF - B \Rightarrow B$	B INH	53	_	2		- Δ Δ 0 1

Table 11-2 Instruction set (Sheet 3 of 6)

Mnemonic	Operation	Description	Addressing		Instruction		Co	nditio	on co	odes	;	
WITEITIOTIC	Operation	Description	mode	Opcode	Operand	Cycles	SXI	ı ı	N	z	٧	С
CPD (opr)	Compare D with memory (16-bit)	D – (M:M+1)	IMM DIR EXT IND, X IND, Y	1A 83 1A 93 1A B3 1A A3 CD A3	jj kk dd hh II ff	5 6 7 7 7			Δ	Δ	Δ	Δ
CPX (opr)	Compare IX with memory (16-bit)	IX – (M:M+1)	IMM DIR EXT IND, X IND, Y	8C 9C BC AC CD AC	jj kk dd hh II ff ff	4 5 6 6 7			Δ	Δ	Δ	Δ
CPY (opr)	Compare IY with memory (16-bit)	IY – (M:M+1)	IMM DIR EXT IND, X IND, Y	18 8C 18 9C 18 BC 1A AC 18 AC	jj kk dd hh II ff	5 6 7 7 7			Δ	Δ	Δ	Δ
DAA	Decimal adjust A	adjust sum to BCD	INH	19	_	2			Δ	Δ	?	Δ
DEC (opr)	Decrement memory byte	$M-1 \Rightarrow M$	EXT IND, X IND, Y	7A 6A 18 6A	hh II ff ff	6 6 7			Δ	Δ	Δ	_
DECA	Decrement accumulator A	$A - 1 \Rightarrow A$	A INH	4A	_	2			Δ	Δ	Δ	=
DECB	Decrement accumulator B	$B-1 \Rightarrow B$	B INH	5A	_	2	I		Δ	Δ	Δ	=
DES	Decrement stack pointer	$SP-1 \Rightarrow SP$	INH	34	_	3			_	_	_	_
DEX	Decrement index register X	$IX - 1 \Rightarrow IX$	INH	09	_	3			_	Δ	_	=
DEY	Decrement index register Y	$IY - 1 \Rightarrow IY$	INH	18 09	_	4			_	Δ	_	_
EORA (opr)	Exclusive OR A with memory	$A \oplus M \Rightarrow A$	A IMM A DIR A EXT A IND, X A IND, Y	88 98 B8 A8 18 A8	ii dd hh II ff ff	2 3 4 4 5			Δ	Δ	0	_
EORB (opr)	Exclusive OR B with memory	$B \oplus M \Rightarrow A$	B IMM B DIR B EXT B IND, X B IND, Y	C8 D8 F8 E8	ii dd hh II ff	2 3 4 4 5			Δ	Δ	0	_
FDIV	Fractional divide, 16 by 16	$D/IX \Rightarrow IX; r \Rightarrow D$	INH	03	_	41			_	Δ	Δ	Δ
IDIV	Integer divide, 16 by 16	$D/IX \Rightarrow IX; r \Rightarrow D$	INH	02	_	41			_	Δ	0	Δ
INC (opr)	Increment memory byte	$M + 1 \Rightarrow M$	EXT IND, X IND, Y	7C 6C 18 6C	hh II ff ff	6 6 7			Δ	Δ	Δ	_
INCA	Increment accumulator A	$A + 1 \Rightarrow A$	A INH	4C	_	2			Δ	Δ	Δ	_
INCB	Increment accumulator B	$B + 1 \Rightarrow B$	B INH	5C	_	2			Δ	Δ	Δ	_
INS	Increment stack pointer	$SP + 1 \Rightarrow SP$	INH	31	_	3			上	_	_	_
INX	Increment index register X	$IX + 1 \Rightarrow IX$	INH	08	_	3			_	Δ	_	_
INY	Increment index register Y	$IY + 1 \Rightarrow IY$	INH	18 08	_	4			上	Δ	_	_
JMP (opr)	Jump	see Figure 11-2	EXT IND, X IND, Y	7E 6E 18 6E	hh II ff ff	3 3 4				_	_	_
JSR (opr)	Jump to subroutine	see Figure 11-2	DIR EXT IND, X IND, Y	9D BD AD 18 AD	dd hh II ff ff	5 6 6 7		- =				_
LDAA (opr)	Load accumulator A	$M \Rightarrow A$	A IMM A DIR A EXT A IND, X A IND, Y	86 96 B6 A6 18 A6	ii dd hh II ff ff	2 3 4 4 5			Δ	Δ	0	_

Table 11-2 Instruction set (Sheet 4 of 6)

Mnemonic	0	D	Addre	ssing		Instruction		Conditio	n codes
winemonic	Operation	Description	mo	de	Opcode	Operand	Cycles	SXHI	N Z V
LDAB (opr)	Load accumulator B	$M \Rightarrow B$	B IMM B DIF B EXT B INC B INC	R Γ 0, Χ	C6 D6 F6 E6	ii dd hh II ff ff	2 3 4 4 5		Δ Δ 0 -
LDD (opr)	Load double accumulator D	$M \Rightarrow A; M+1 \Rightarrow B$	IMN DIF EX IND IND	R Γ ), Χ	CC DC FC EC 18 EC	jj kk dd hh II ff ff	3 4 5 5 6		Δ Δ 0 -
LDS (opr)	Load stack pointer	M:M+1 ⇒ SP	IMM DIF EX IND IND	R Γ ), Χ	8E 9E BE AE 18 AE	jj kk dd hh II ff ff	3 4 5 5 6		Δ Δ 0 -
LDX (opr)	Load index register X	M:M+1 ⇒ IX	IMN DIF EX IND IND	R Τ 0, Χ	CE DE FE EE CD EE	jj kk dd hh II ff ff	3 4 5 5 6		Δ Δ 0 -
LDY (opr)	Load index register Y	M:M+1 ⇒ IY	IMM DIF EXT IND IND	R Γ ), Χ	18 CE 18 DE 18 FE 1A EE 18 EE	jj kk dd hh II ff	4 5 6 6		Δ Δ 0 -
LSL (opr)	Logical shift left	C+	EX <sup>*</sup> INC INC	), X	78 68 18 68	hh II ff ff	6 6 7		ΔΔΔ
LSLA	Logical shift left A	b7 b0	A INF	1	48	_	2		ΔΔΔ
LSLB	Logical shift left B		B INF	1	58	_	2		ΔΔΔ
LSLD	Logical shift left D	C+11 10+0	INF	I	05	_	3		ΔΔΔ
LSR (opr)	Logical shift right	0-+	EX IND IND	), X	74 64 18 64	hh II ff ff	6 6 7		0 Δ Δ .
LSRA	Logical shift right A	b7 b0	A INF	ı	44	_	2		0 Δ Δ .
LSRB	Logical shift right B		B INF	1	54	_	2		0 Δ Δ .
LSRD	Logical shift right D	0 C b15 b0	INF	ı	04	_	3		0 Δ Δ .
MUL	Multiply, 8 x 8	$A * B \Rightarrow D$	INF		3D	_	10		
NEG (opr)	Twos complement memory byte	0 − M ⇒ M	EX <sup>*</sup> IND	), X	70 60 18 60	hh II ff ff	6 6 7		ΔΔΔ
NEGA	Twos complement A	0 − A ⇒ A	A INF		40	_	2		ΔΔΔ
NEGB	Twos complement B	0 − B ⇒ B	B INF		50	-	2		ΔΔΔ
NOP	No operation	no operation	INF		01	-	2		
ORAA	OR accumulator A (inclusive)	A + M ⇒ A	A IMM A DIF A EX A INC A INC	R T D, X D, Y	8A 9A BA AA 18 AA	ii dd hh II ff ff	2 3 4 4 5		Δ Δ 0 -
ORAB	OR accumulator B (inclusive)	B + M ⇒ B	B IMM B DIF B EX B INC B INC	R Τ 0, Χ	CA DA FA EA 18 EA	ii dd hh II ff ff	2 3 4 4 5		Δ Δ 0 -
PSHA	Push A onto stack	A ⇒ Stack; SP = SP-1	A INF		36		3		
PSHB	Push B onto stack	B ⇒ Stack; SP = SP-1	B INF		37	_	3		
PSHX	Push IX onto stack (low first)	IX ⇒ Stack; SP = SP-2	INF		3C	-	4		
PSHY	Push IY onto stack (low first)	IY ⇒ Stack; SP = SP-2	INF	ı	18 3C	_	5		

Table 11-2 Instruction set (Sheet 5 of 6)

Mnemonic	Operation	Description	A	ddressing			Instruction						n co	des		Ι
Willemonic	Operation	Description		mode	Орсс	ode	Operand	Cycles	S	X	Н	I	N	z	۷	С
PULA	Pull A from stack	SP = SP+1; Stack $\Rightarrow$ A	Α	INH	;	32	-	4	-	_	_	-	_	_		_
PULB	Pull B from stack	SP = SP+1; Stack $\Rightarrow$ B	В	INH	;	33	_	4	-	_	_	-	_	_		_
PULX	Pull IX from stack (high first)	SP = SP+2; Stack ⇒ IX		INH	;	38	_	5		_	_	-	_	_		_
PULY	Pull IY from stack (high first)	SP = SP+2; Stack ⇒ IY		INH	18 3	38	_	6	-		_	_	_	_		_
ROL (opr)	Rotate left			EXT IND, X IND, Y		79 69 69	hh II ff ff	6 6 7	_	_	_	-	Δ	Δ	Δ	Δ
ROLA	Rotate left A	b7 b0	Α	INH		49	_	2	<u> </u>	_	_	-	Δ	Δ	Δ	Δ
ROLB	Rotate left B		В	INH		59	_	2		_	_	-	Δ	Δ	Δ	Δ
ROR (opr)	Rotate right			EXT IND, X IND, Y		76 66 66	hh II ff ff	6 6 7	-	_	_	-	Δ	Δ	Δ	Δ
RORA	Rotate right A	b7 b0	Α	INH		46	_	2		_	_	_	Δ	Δ	Δ	Δ
RORB	Rotate right B	1	В	INH		56	_	2		_	_	-1	Δ	Δ	Δ	Δ
RTI	Return from interrupt	see Figure 11-2	T	INH	:	3B	_	12	Δ	$\downarrow$	Δ	Δ	Δ	Δ	Δ	Δ
RTS	Return from subroutine	see Figure 11-2		INH	:	39	_	5	-	_	_	_	_	_	_	_
SBA	Subtract B from A	$A - B \Rightarrow A$	T	INH	-	10	_	2	Ι	_	_		Δ	Δ	Δ	Δ
SBCA (opr)	Subtract with carry from A	$A-M-C \Rightarrow A$	A A A A	IMM DIR EXT IND, X IND, Y	9	82 92 B2 A2 A2	ii dd hh II ff	2 3 4 4 5	_	_	_	-			Δ	_
SBCB (opr)	Subtract with carry from B	$B - M - C \Rightarrow B$	B B B B	IMM DIR EXT IND, X IND, Y	!	C2 D2 F2 E2 E2	ii dd hh II ff ff	2 3 4 4 5	-	_	_	-	Δ	Δ	Δ	_
SEC	Set carry	1 ⇒ C		INH		0D	_	2		_	_	-	_	_	_	1
SEI	Set interrupt mask	1 ⇒ I		INH		0F	_	2	-	_	_	1	_	_		_
SEV	Set overflow flag	$1 \Rightarrow V$		INH	(	0B	_	2	<u> </u>	_	_	-	_	_	1 -	_
STAA (opr)	Store accumulator A	$A \Rightarrow M$	A A A	DIR EXT IND, X IND, Y	1	97 B7 A7 A7	dd hh II ff	3 4 4 5		_	_	_	Δ	Δ	0 -	_
STAB (opr)	Store accumulator B	$B \Rightarrow M$	B B B	DIR EXT IND, X IND, Y		D7 F7 E7 E7	dd hh II ff ff	3 4 4 5	_	_	_	_	Δ	Δ	0 -	_
STD (opr)	Store accumulator D	$A \Rightarrow M; B \Rightarrow M+1$		DIR EXT IND, X IND, Y		DD FD ED ED	dd hh II ff ff	4 5 5 6		_	_	-	Δ	Δ	0 -	_
STOP	Stop internal clocks	_		INH		CF	_	2			_	_	_	_		_
STS (opr)	Store stack pointer	SP ⇒ M:M+1		DIR EXT IND, X IND, Y	1	9F BF AF AF	dd hh II ff ff	4 5 5 6	_	_	_	-	Δ	Δ	0 -	_
STX (opr)	Store index register X	IX ⇒ M:M+1		DIR EXT IND, X IND, Y		DF FF EF EF	dd hh II ff ff	4 5 5 6		=	_	_	Δ	Δ	0 -	_
STY (opr)	Store index register Y	IY ⇒ M:M+1		DIR EXT IND, X IND, Y	18 I	DF FF EF EF	dd hh II ff ff	5 6 6	_	_	_		Δ	Δ	0 -	_

Table 11-2 Instruction set (Sheet 6 of 6)

Mnemonic	Onevetion	Description	Addressing		Instruction		Condition codes								_
wnemonic	Operation	Description	mode	Opcode	Operand	Cycles	S	Х	Н	ı		N	z	٧	С
SUBA (opr)	Subtract memory from A	$A-M \Rightarrow A$	A IMM A DIR A EXT A IND, X A IND, Y	80 90 B0 A0 18 A0	ii dd hh II ff	2 3 4 4 5	_	_			-	Δ	Δ	Δ	Δ
SUBB (opr)	Subtract memory from B	$B-M\RightarrowB$	B IMM B DIR B EXT B IND, X B IND, Y	C0 D0 F0 E0 18 E0	ii dd hh II ff	2 3 4 4 5	_	_			- -	Δ	Δ	Δ	Δ
SUBD (opr)	Subtract memory from D	D − M:M+1 ⇒ D	IMM DIR EXT IND, X IND, Y	83 93 B3 A3 18 A3	jj kk dd hh II ff	4 5 6 6 7		_		-		Δ	Δ	Δ	Δ
SWI	Software interrupt	see Figure 11-2	INH	3F	_	14	-	_	-	- 1	-	_		_	_
TAB	Transfer A to B	$A \Rightarrow B$	INH	16	_	2	_	_			-[.	Δ	Δ	0	_
TAP	Transfer A to CC register	A ⇒ CCR	INH	06	_	2	Δ	$\downarrow$	Δ	. 4	Δ.	Δ	Δ	Δ	Δ
TBA	Transfer B to A	$B \Rightarrow A$	INH	17	_	2	_	_				Δ	Δ	0	_
TEST	Test (only in test modes)	address bus increments	INH	00	_	t	-	_	-	-	- -	_	_	_	_
TPA	Transfer CC register to A	$CCR \Rightarrow A$	INH	07	_	2	_	_			-[-	_	_	_	_
TST (opr)	Test for zero or minus	M – 0	EXT IND, X IND, Y	7D 6D 18 6D	hh II ff ff	6 6 7	-	_			-[.	Δ	Δ	0	0
TSTA	Test A for zero or minus	A – 0	A INH	4D	_	2	-	_			-[	Δ	Δ	0	0
TSTB	Test B for zero or minus	B-0	B INH	5D	_	2	-	_			-[.	Δ	Δ	0	0
TSX	Transfer stack pointer to X	$SP + 1 \Rightarrow IX$	INH	30	_	3	<u> </u>	_			-  -		_	_	=
TSY	Transfer stack pointer to Y	$SP + 1 \Rightarrow IY$	INH	18 30	_	4	-	_			- -	_	_	_	_
TXS	Transfer X to stack pointer	IX − 1 ⇒ SP	INH	35	_	3	-	_	_		-[-	_	Ξ	_	Ξ
TYS	Transfer Y to stack pointer	IY − 1 ⇒ SP	INH	18 35		4	Ŀ	_			_[-		=	Ξ	Ξ
WAI	Wait for interrupt	stack registers & WAIT	INH	3E	_	‡		_			_[-	_		Ξ	_
XGDX	Exchange D with X	$IX \Rightarrow D; D \Rightarrow IX$	INH	8F	_	3	-	_	-	-	-[-	_	_	_	_
XGDY	Exchange D with Y	$IY \Rightarrow D; D \Rightarrow IY$	INH	18 8F	_	4		_			-[-		_	_	_

#### Operators

- ⇒ Is transferred to
  - Boolean AND
- + Arithmetic addition, except where used as an inclusive-OR symbol in Boolean formulae
- ⊕ Exclusive-OR
  - Multiply
- Concatenation
- Arithmetic subtraction, or negation symbol (Twos complement)

#### Operands

- dd 8-bit direct address (\$0000-\$00FF); the high byte is assumed
- ff 8-bit positive offset (\$00 to \$FF (0 to 256)) is added to the contents of the index register
- hh High order byte of 16-bit extended address
- ii One byte of immediate data
- ij High order byte of 16-bit immediate data kk Low order byte of 16-bit immediate data
- Il Low order byte of 16-bit extended address
- mm 8-bit mask (set bits to be affected)
- rr Signed relative offset (\$80 to \$7F (-128 to +127)); offset is relative to the address following the offset byte

#### Cycles

- † Infinite, or until reset occurs
- ‡ 12 cycles are used, beginning with the opcode fetch. A wait state is entered, which remains in effect for an integer number of MPU E clock cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector. (14 + n, total).

#### **Condition Codes**

- Bit not changed
- 0 Bit always cleared
- 1 Bit always set
- $\Delta$  Bit set or cleared, depending on the operation
- ↓ Bit can be cleared, but cannot become set
- ? Not defined

# 12 ELECTRICAL SPECIFICATIONS (STANDARD)

This section contains the electrical specifications and associated timing information for the standard supply voltage ( $V_{DD}$  = 5V  $\pm$  10%) MC68HC11P2 variants.

## 12.1 Maximum ratings

Rating	Symbol	Value	Unit
Supply voltage (1)	V <sub>DD</sub>	- 0.3 to +7.0	V
Input voltage (1)	V <sub>in</sub>	- 0.3 to +7.0	V
Operating temperature range - MC68HC11P2, MC68HC711P2	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> -40 to +85	°C
Storage temperature range	T <sub>stg</sub>	- 55 to +150	℃
Current drain per pin <sup>(2)</sup> – not VDD, VSS, VDD AD, VSS AD, VRH or VRL	I <sub>D</sub>	25	mA

- (1) All voltages are with respect to V<sub>SS</sub>.
- (2) Maximum current drain per pin is for one pin at a time, observing maximum power dissipation limits.

Note:

This device contains circuitry designed to protect against damage due to high electrostatic voltages or electric fields. However, it is recommended that normal precautions be taken to avoid the application of any voltages higher than those given in the maximum ratings table to this high impedance circuit. For maximum reliability all unused inputs should be tied to either  $V_{SS}$  or  $V_{DD}$ .

#### 12.2 Thermal characteristics and power considerations

The average chip junction temperature, T<sub>.I</sub>, in degrees Celsius can be obtained from the following equation:

$$T_{I} = T_{A} + (P_{D} \bullet \theta_{IA})$$
 [1]

where:

 $T_A$  = Ambient temperature (°C)

 $\theta_{\text{JA}}$  = Package thermal resistance, junction-to-ambient (°C/W)

 $P_D$  = Total power dissipation =  $P_{INT} + P_{I/O}$  (W)

 $P_{INT}$  = Internal chip power =  $I_{DD} \cdot V_{DD}$  (W)

 $P_{I/O}$  = Power dissipation on input and output pins (User determined)

An approximate relationship between PD and TJ (if PI/O is neglected) is:

$$P_{D} = \frac{K}{T_{J} + 273}$$
 [2]

Solving equations [1] and [2] for K gives:


$$K = P_D \bullet (T_A + 273) + \theta_{JA} \bullet P_D^2$$
 [3]

where K is a constant for a particular part. K can be determined by measuring PD (at equilibrium) for a known T<sub>A</sub>. Using this value of K, the values of P<sub>D</sub> and T<sub>J</sub> can be obtained for any value of T<sub>A</sub>, by solving the above equations. The package thermal characteristics are shown below:


Characteristics	Symbol	Value	Unit
Thermal resistance	$\theta_{JA}$		°C/W
- 84-pin PLCC package		50	
– 84-pin CERQUAD package (EPROM)		50	
- 88-pin QFP package		TBD	


### 12.3 Test methods

Pins	R1	R2	С
PA[7:0], PB[7:0], PC[7:0], PD5, PD0, E, R/W, AS	3.26kΩ	2.38kΩ	90pF
PD[4:1]	3.26kΩ	2.38kΩ	200pF



#### (a) Equivalent test loads





#### Notes:

- (1) Full test loads are applied during all DC electrical tests and AC timing measurements.
- (2) During AC timing measurements, inputs are driven to 0.4 V and  $V_{DD}$  0.8 V; timing measurements are taken at the 20% and 70% of  $V_{DD}$  points.

Figure 12-1 Test methods

#### 12.4 DC electrical characteristics

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min.	Max.	Unit
Output voltage <sup>(1)</sup> ( $I_{LOAD} = \pm 10 \mu A$ ):				
All outputs except XTAL	$V_{OL}$	_	0.1	V
All outputs except XTAL, RESET & MODA	V <sub>OH</sub>	V <sub>DD</sub> – 0.1	_	V
Output high voltage <sup>(1)</sup> (I <sub>LOAD</sub> = -0.8 mA, V <sub>DD</sub> =4.5 V):				
All outputs except XTAL, RESET & MODA	V <sub>OH</sub>	V <sub>DD</sub> – 0.8	_	V
Output low voltage (I <sub>LOAD</sub> = +1.6mA):				
All outputs except XTAL	V <sub>OL</sub>	_	0.4	V
Input high voltage:	V <sub>IH</sub>			V
All inputs except RESET		0.7 V <sub>DD</sub>	$V_{DD} + 0.3$	
RESET		0.8 V <sub>DD</sub>	$V_{DD} + 0.3$	
Input low voltage – all inputs	V <sub>IL</sub>	V <sub>SS</sub> - 0.3	0.2V <sub>DD</sub>	V
I/O ports tristate leakage (V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ):				
Ports A, B, C, D, F, G, H, MODA/LIR, RESET	l <sub>OZ</sub>	_	±10	μA
Input leakage <sup>(2)</sup> ( $V_{IN} = V_{DD}$ or $V_{SS}$ ):	I <sub>IN</sub>			μA
IRQ, XIRQ (ROM parts)		_	±1	
MODB/VSTBY, XIRQ (EPROM parts)		_	±10	
Input current with pull-up resistors (V <sub>IN</sub> = V <sub>IL</sub> ):				
Ports B, F, G, H	I <sub>IPR</sub>	100	500	μA
RAM stand-by voltage (power down)	$V_{SB}$	2.0	$V_{DD}$	V
RAM stand-by current (power down)	I <sub>SB</sub>	_	10	μΑ
Input capacitance:	C <sub>IN</sub>			pF
Port E, IRQ, XIRQ, EXTAL		_	8	
Ports A, B, C, D, F, G, H, MODA/LIR, RESET		_	12	
Output load capacitance:	C <sub>L</sub>			pF
All outputs except PD[4:1], XTAL, MODA/LIR		_	90	
PD[4:1]		_	200	

- (1) V<sub>OH</sub> specification for RESET and MODA is not applicable as they are open-drain pins. V<sub>OH</sub> specification is not applicable to ports C and D in wired-OR mode.
- (2) Refer to A/D specification for the leakage current value for port E.

Characteristic	Symbol	2MHz	3MHz	4MHz	Unit
Maximum total supply current (including PLL) <sup>(1)</sup> :	I <sub>DD</sub>				
RUN: Single chip mode		27	32	40	mA
RUN: Expanded mode		35	42	50	mA
WAIT: Single chip mode <sup>(2)</sup>		10	15	20	mA
WAIT: Expanded mode <sup>(2)</sup>		12	17	22	mA
STOP: Single chip mode		50	50	50	μA
Power dissipation: Single chip mode	D	149	176	220	mW
Power dissipation: Expanded mode	P <sub>D</sub>	193	231	275	IIIVV

(1) All current measurements taken with suitable decoupling capacitors across the power supply to suppress the transient switching currents inherent in CMOS designs.

EXTAL is driven with a square wave, with  $t_{CYC} = 500/333/250 \,\text{ns}$  for  $2/3/4 \,\text{MHz}$  devices.

VIL  $\leq$  0.2 V; VIH  $\geq$  VDD - 0.2 V; no DC loads

WAIT: all peripheral functions shut down

STOP: all clocks stopped


(2) If the PLL low-power WAIT mode is selected (WEN = 1) then, with an external clock of 614 kHz, the supply current will not exceed 1 mA in single chip mode, or 2 mA in expanded mode.

#### 12.5 **Control timing**

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H)$ 

Characteristic (1)	Cumbal	2.0 MHz		3.0 MHz		4.01	Unit	
Characteristic	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Ullit
Frequency of operation	f <sub>OP</sub>	0	2.0	0	3.0	0	4.0	MHz
E clock period	t <sub>CYC</sub>	500	_	333	_	250	_	ns
Crystal frequency	f <sub>XTAL</sub>	_	8.0	_	12.0	_	16.0	MHz
External oscillator frequency	4f <sub>OP</sub>	0	8.0	0	12.0	0	16.0	MHz
Processor control set-up time (t <sub>PCSU</sub> = t <sub>CYC</sub> /4 + 50 ns)	t <sub>PCSU</sub>	175	_	133	_	112	_	ns
Reset input pulse width (2)	PW <sub>BSTI</sub> (3)	8	_	8	_	8	_	+
Heset input puise width	PW <sub>RSTL</sub> <sup>(4)</sup>	1	_	1	_	1	_	t <sub>CYC</sub>
Mode programming set-up time	t <sub>MPS</sub>	2	_	2	_	2	_	t <sub>CYC</sub>
Mode programming hold time	t <sub>MPH</sub>	10	_	10	_	10	_	ns
Interrupt pulse width (IRQ edge sensitive mode)	PW <sub>IRQ</sub>	t <sub>CYC</sub> +20	_	t <sub>CYC</sub> +20	_	t <sub>CYC</sub> +20	_	ns
Timer pulse width	PW <sub>TIM</sub>	t+20		t+20		t+20		ns
(Input capture and pulse accumulator inputs)	LVVTIM	t <sub>CYC</sub> +20	_	t <sub>CYC</sub> +20	_	t <sub>CYC</sub> +20	_	115
WAIT recovery start-up time	t <sub>WRS</sub>	_	4	_	4	_	4	t <sub>CYC</sub>
Clock monitor reset	f <sub>CMON</sub>	10	200	10	200	10	200	kHz
PLL crystal frequency	f <sub>XTAL</sub>	_	2.0	_	2.0	_	2.0	MHz
PLL stabilization time	t <sub>PLLS</sub>	_	TBD	_	TBD	_	TBD	ms

- (1) All timing is given with respect to 20% and 70% of  $V_{DD}$ , unless otherwise noted.
- (2) Reset is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin and samples the pin level two cycles later to determine the source of the interrupt. (See Section 10.)
- (3) To guarantee an external reset vector.
- (4) This is the minimum input time; it can be pre-empted by an internal reset.



#### Notes

- Rising edge sensitive input.
   Falling edge sensitive input.
   Maximum pulse accumulator clocking rate is E clock frequency divided by two (E/2).

Figure 12-2 Timer inputs






Figure 12-3 Reset timing




Figure 12-4 Interrupt timing




Figure 12-5 STOP recovery timing




Figure 12-6 WAIT recovery timing

## 12.5.1 Peripheral port timing

Characteristic (1)	Symbol	2.0MHz		3.0 MHz		4.0 MHz		Unit	
Characteristic	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Oilit	
Frequency of operation (E clock frequency)	f <sub>OP</sub>	0	2.0	0	3.0	0	4.0	MHz	
E clock period	t <sub>CYC</sub>	500	_	333	_	250	_	ns	
Peripheral data set-up time, all ports (2)	t <sub>PDSU</sub>	100	_	100	_	100	_	ns	
Peripheral data hold time, all ports (2)	t <sub>PDH</sub>	50	_	50	_	50	_	ns	
Delay time, peripheral data write	t <sub>PWD</sub>							ns	
MCU write to port A, B, G or H		_	200	_	200	_	200		
MCU write to port C, D or F		_	225	_	183	_	162		

- (1) All timing is given with respect to 20% and 70% of  $V_{DD}$ , unless otherwise noted.
- (2) Port C and D timing is valid for active drive (CWOM and DWOM bits clear in OPT2 and SPCR registers, respectively).




Figure 12-7 Port read timing diagram




Figure 12-8 Port write timing diagram

## 12.5.2 Analog-to-digital converter characteristics

 $(V_{DD} = 5.0 \text{ Vdc} \pm 10\%, V_{SS} = 0 \text{ Vdc}, T_A = T_L \text{ to } T_H, 750 \text{ kHz} \le E \le 4 \text{ MHz}, \text{ unless otherwise noted})$ 

Characteristic	acteristic Parameter		Absolute	2MHz <sup>(1)</sup> Max.	3MHz <sup>(1)</sup> Max.	4 MHz <sup>(1)</sup> Max.	Unit
Resolution	Number of bits resolved by ADC	_	8	_	_	_	bits
Non-linearity	Maximum deviation from the ideal ADC transfer characteristics	_	_	±0.5	±1	±1	LSB
Zero error	Difference from the output of an ideal ADC for zero input voltage	_	_	±0.5	±1	±1	LSB
Full-scale error	Difference from the output of an ideal ADC for full-scale input voltage	_	_	±0.5	±1	±1	LSB
Total unadjusted error	Maximum sum of non-linearity, zero and full-scale errors	_	_	±0.5	±1.5	±1.5	LSB
Quantization error	Uncertainty due to converter resolution	_	_	±0.5	±0.5	±0.5	LSB
Absolute accuracy	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, including all error sources		_	±1	<u>±2</u>	<u>+2</u>	LSB
Conversion range	Analog input voltage range	V <sub>RL</sub>	_	V <sub>RH</sub>	V <sub>RH</sub>	V <sub>RH</sub>	٧
$V_{RH}$	Analog reference voltage (high) (2)	V <sub>RL</sub>	_	V <sub>DD</sub> +0.1	V <sub>DD</sub> +0.1	V <sub>DD</sub> +0.1	٧
V <sub>RL</sub>	Analog reference voltage (low) (2)	V <sub>SS</sub> -0.1	_	V <sub>RH</sub>	V <sub>RH</sub>	V <sub>RH</sub>	٧
$\Delta V_R$	Minimum difference between V <sub>RH</sub> and V <sub>RL</sub> (2)	3	_	_	_	_	٧
Conversion time	Total time to perform a single A/D conversion: E clock Internal RC oscillator	_	32 —	_ t <sub>CYC</sub> +32	_ t <sub>CYC</sub> +32	_ t <sub>CYC</sub> +32	t <sub>CYC</sub>
Monotonicity	Conversion result never decreases with an increase in input voltage and has no missing codes			Guarant	eed		
Zero input reading	Conversion result when V <sub>IN</sub> = V <sub>RL</sub>	\$00	_	_	_	_	Hex
Full-scale reading	Conversion result when V <sub>IN</sub> = V <sub>RH</sub>	_	_	\$FF	\$FF	\$FF	Hex
Sample acquisition time	Analogue input acquisition sampling time: E clock Internal RC oscillator	_	12 —	_ 12	_ 12	_ 12	t <sub>CYC</sub>
Sample/hold capacitance	Input capacitance (PE[0:7]) during sample	_	20 (typ)	_	_	_	pF
Input leakage	Input leakage on A/D pins: PE[0:7] V <sub>RL</sub> , V <sub>RH</sub>	_	_ _	400 1.0	400 1.0	400 1.0	nΑ μΑ

<sup>(1)</sup> For  $f_{OP}$  < 2MHz, source impedances should be approximately 10k $\Omega$  For  $f_{OP}$   $\geq$  2MHz, source impedances should be in the range 5–10k $\Omega$  Source impedances greater than 10k $\Omega$ have an adverse affect on A/D accuracy, because of input leakage.

<sup>(2)</sup> Performance verified down to  $\Delta V_R$  = 2.5 V, however accuracy is tested and guaranteed at  $\Delta V_R$  = 5 V  $\pm$  10%.

## 12.5.3 Serial peripheral interface timing


 $(V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H)$ 

Num	Characteristic (1)		Symbol	2.0	MHz	3.0 MHz		4.0	MHz	Unit
Num	Characteristic		Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
	Operating frequency	Master Slave	f <sub>OP(M)</sub> f <sub>OP(S)</sub>	0	0.5 2.0	0	0.5 3.0	0	0.5 4.0	f <sub>OP</sub> MHz
1	Cycle time	t <sub>CYC(M)</sub>	2.0 500	_	2.0 333	_	2.0 250	_	t <sub>CYC</sub>	
2	Enable lead time <sup>(2)</sup>	Master Slave	t <sub>LEAD(M)</sub>	_ 250	_	_ 240	_	_ 200	_	ns
3	Enable lag time <sup>(2)</sup>	Master Slave	t <sub>LAG(M)</sub>	_ 250	_	_ 240	_	_ 200	_	ns
4	Clock (SCK) high time	Master Slave	tw(sckh)M	340 190	_	227 127	_	130 85	_	ns
5	Clock (SCK) low time	Master Slave	tw(SCKL)M tw(SCKL)S	340 190	_ _	227 127	_	130 85	_	ns
6	Input data set-up time	Master Slave	t <sub>SU(M)</sub>	100 100	_	100 100	_	100 100	_	ns
7	Input data hold time	Master Slave	t <sub>H(M)</sub>	100 100	_	100 100	_	100 100	_	ns
8	Access time (from high-z to data active)	Slave	t <sub>A</sub>	0	120	0	120	0	120	ns
9	Disable time (hold time to high-z state)	Slave	t <sub>DIS</sub>	_	240	_	167	_	125	ns
10	Data valid (after enable edge) (3)		t <sub>V(S)</sub>	_	240	_	167	_	125	ns
11	Output data hold time (after enable edge)	t <sub>HO</sub>	0	_	0	_	0	_	ns	
12	Rise time <sup>(3)</sup> SPI outputs (SCK, MOSI and MISO) SPI inputs (SCK, MOSI, MISO and \$\overline{3}\$	t <sub>RM</sub>	_	100 2.0	_	100 2.0	_	100 2.0	ns µs	
13	Fall time <sup>(3)</sup> SPI outputs (SCK, MOSI and MISO) SPI inputs (SCK, MOSI, MISO and \$\overline{S}\$	t <sub>FM</sub>	_ _	100 2.0	_	100 2.0	_ _	100 2.0	ns µs	

<sup>(1)</sup> All timing is given with respect to 20% and 70% of  $V_{DD}$ , unless otherwise noted.


<sup>(2)</sup> Signal production depends on software.

<sup>(3)</sup> Assumes 200 pF load on all SPI pins.




Note: This first clock edge is generated internally, but is not seen at the SCK pin.

Figure 12-9 SPI master timing (CPHA = 0)




Note: This last clock edge is generated internally, but is not seen at the SCK pin.

Figure 12-10 SPI master timing (CPHA = 1)



Note: Not defined, but normally the MSB of character just received.

Figure 12-11 SPI slave timing (CPHA = 0)



Note: Not defined, but normally the LSB of character last transmitted.

Figure 12-12 SPI slave timing (CPHA = 1)

## <u>12</u>

## 12.5.4 Nonmultiplexed expansion bus timing

$$(V_{DD}$$
 = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H)$ 

Num	Characteristic (1)	Symbol	2.0 MHz		3.0 MHz		4.0 MHz		Unit	
Nulli	Characteristic	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Oill	
	Frequency of operation (E clock frequency)	f <sub>OP</sub>	0	2.0	0	3.0	0	4.0	MHz	
1	E clock period	t <sub>CYC</sub>	500	_	333	_	250	_	ns	
2	Pulse width, E low (2), (3)	PW <sub>EL</sub>	230	_	147	_	105	_	ns	
3	Pulse width, E high (2), (3)	PW <sub>EH</sub>	225	_	142	_	100	_	ns	
4A	E clock rise time	t <sub>r</sub>	_	20	_	20	_	20	ns	
4B	fall time	t <sub>f</sub>	_	20	_	18	_	15	110	
9	Address hold time (3)	t <sub>AH</sub>	53	_	32	_	21	_	ns	
11	Address delay time (3)	t <sub>AD</sub>	_	103	_	82	_	71	ns	
12	Address valid to E rise time (3)	t <sub>AV</sub>	127	_	65	_	34	_	ns	
17	Read data set-up time	t <sub>DSR</sub>	30	_	30	_	20	_	ns	
18	Read data hold time	t <sub>DHR</sub>	0	_	0	_	0	_	ns	
19	Write data delay time	t <sub>DDW</sub>	_	40	_	40	_	40	ns	
21	Write data hold time (3)	t <sub>DHW</sub>	63	_	42	_	31	_	ns	
29	MPU address access time (3)	t <sub>ACCA</sub>	347	_	203	_	144	_	ns	
39	Write data set-up time (3)	t <sub>DSW</sub>	185	_	102	_	60	_	ns	
57	Address valid to data tristate time	t <sub>AVDZ</sub>	_	10	_	10	_	10	ns	

- (1) All timing is given with respect to 20% and 70% of  $V_{DD}$ , unless otherwise noted.
- (2) Input clock duty cycles other than 50% will affect the bus performance.
- (3) For  $f_{OP} \le 2MHz$  the following formulae may be used to calculate parameter values:

$$PW_{EL} = t_{CYC}/2 - 20 \text{ ns } PW_{EH} = t_{CYC}/2 - 25 \text{ ns}$$

$$t_{AH} = t_{CYC}/8 - 10 \text{ ns } t_{AD} = t_{CYC}/8 + 40 \text{ ns}$$

$$t_{AV} = PW_{EL} - t_{AD} t_{DHW} = t_{CYC}/8$$

$$t_{ACCA} = t_{CYC} - t_f - t_{DSR} - t_{AD}t_{DSW} = PW_{EH} - t_{DDW}$$

$$t_{ECSA} = PW_{EH} - t_{ECSD} - t_{DSR}t_{ACSD} = t_{CYC}/4 + 40 \text{ ns}$$

$$t_{ACSA} = t_{CYC} - t_f - t_{DSR} - t_{ACSD}$$




Figure 12-13 Expansion bus timing

## 12.5.5 EEPROM characteristics

Characteristic		Temperature range					
Characteristic	-40 to +85°C	-40 to +105°C	-40 to +125°C	Unit			
Programming time (1)							
<1 MHz, RCO enabled	10	15	20				
1–2MHz, RCO disabled	20	must use RCO	must use RCO	ms			
≥2MHz & whenever RCO enabled	10	15	20				
Erase time: byte, row and bulk (1)	10	10	10	ms			
Write/erase endurance (2)	10000	10000	10000	cycles			
Data retention (2)	10	10	10	years			

- (1) The RC oscillator (RCO) must be enabled (by setting the CSEL bit in the OPTION register) for EEPROM programming and erasure when the E clock frequency is less than 1.0MHz.
- (2) Refer to the current issue of Motorola's quarterly *Reliability Monitor Report* for the latest failure rate information.

## 12.5.6 EPROM characteristics

 $(V_{DD}$  = 5.0 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted)

Characteristic	Symbol	Тур.	Unit
Programming voltage	$V_{PPE}$	12.25	V
Programming time	t <sub>EPROG</sub>	4	ms

## 13 MECHANICAL DATA

## 13.1 Pin assignments

The MC68HC11P2 is available in 84-pin PLCC or 88-pin QFP packages; in addition to those two packages, the MC68HC711P2 is also available in a windowed 84-pin CERQUAD package, to allow full use of the EPROM.




Figure 13-1 84-pin PLCC/CERQUAD pinout

MC68HC11P2 **MECHANICAL DATA** MOTOROLA






Figure 13-2 88-pin QFP pinout

## 13.2 Package dimensions



Dim.	Min.	Max.	Notes	Dim.	Min.	Max.
Α	30.10	30.35		U	29.21	29.36
В	30.10	30.35	1. Due to space limitations, this case shall be represented by a	V	1.07	1.21
С	4.20	4.57	general case outline, rather than one showing all the leads.	W	1.07	1.21
Е	2.29	2.79	<ol> <li>Datums -L-, -M-, -N- and -P- are determined where top of lead shoulder exits plastic body at mould parting line.</li> </ol>	Х	1.07	1.42
F	0.33	0.48	Dimensions R and U do not include mould protrusion. Allowable mould protrusion is 0.25 mm per side.  Dimensions and tolerancing per ANSI Y 14.5M, 1982.  All dimensions in mm.	Y	_	0.50
G	1.27	BSC		Z	2°	10°
Н	0.66	0.81		G1	28.20	28.70
J	0.51	_		K1	1.02	_
K	0.64	_		Z1	2°	10°
R	29.21	29.36				

Figure 13-3 84-pin PLCC mechanical dimensions



Dim.	Min.	Max.	Notes	Dim.	Min.	Max.
Α	30.10	30.35	. Due to space limitations, this case shall be represented by a	U	29.21	29.36
В	30.10	30.35		٧	1.07	1.21
С	4.20	4.57	general case outline, rather than one showing all the leads.	W	1.07	1.21
Е	2.29	2.79	2. Datums –L–, –M–, –N– and –P– are determined where top of lead shoulder exits package body at glass parting line.	Х	1.07	1.42
F	0.33	0.53	Dimension G1, true position to be measured at datum –T– (seating	Υ	_	0.50
G	1.27	BSC	plane).	Z	2°	10°
Н	0.66	0.81	Dimensions R and U do not include glass protrusion. Allowable glass protrusion is 0.25 mm per side.	G1	28.20	28.70
J	0.51	_	Dimensions and tolerancing per ANSI Y 14.5M, 1982.  All dimensions in mm.	K1	1.02	_
K	0.64	_		Z1	2°	10°
R	29.21	29.36				

Figure 13-4 84-pin CERQUAD mechanical dimensions

13

Please contact your Motorola Sales Office for up-to-date information on the mechanical dimensions for this package type.

Figure 13-5 88-pin QFP mechanical dimensions

THIS PAGE INTENTIONALLY LEFT BLANK

13

# 14 ORDERING INFORMATION

Use the information in Table 14-1 to specify the appropriate device type when placing an order.

Table 14-1 Ordering information

Package	Temperature	CONFIG register	Description	Frequency	MC order number
	-40 to +85°C	\$FF	Buffalo ROM	4MHz	MC68HC11P2BCFN4
		\$XX	Custom ROM	3MHz 4MHz	MC68HC11P2CFN3 MC68HC11P2CFN4
		\$XX	Custom ROM, No EEPROM	3MHz 4MHz	MC68HC11P3CFN3 MC68HC11P3CFN4
84-pin PLCC		\$FD	No ROM	3MHz 4MHz	MC68HC11P1CFN3 MC68HC11P1CFN4
		\$FC	No ROM or EEPROM	3MHz 4MHz	MC68HC11P0CFN3 MC68HC11P0CFN4
		\$FF	OTPROM	3MHz 4MHz	MC68HC711P2CFN3 MC68HC711P2CFN4
88-pin QFP	-40 to +85℃	\$FF	Buffalo ROM	4MHz	MC68HC11P2BCFU4
		\$XX	Custom ROM	3 MHz 4 MHz	MC68HC11P2CFU3 MC68HC11P2CFU4
		\$XX	Custom ROM, No EEPROM	3 MHz 4 MHz	MC68HC11P3CFU3 MC68HC11P3CFU4
		\$FD	No ROM	3 MHz 4 MHz	MC68HC11P1CFU3 MC68HC11P1CFU4
		\$FC	No ROM or EEPROM	3 MHz 4 MHz	MC68HC11P0CFU3 MC68HC11P0CFU4
		\$FF	OTPROM	3 MHz 4 MHz	MC68HC711P2CFU3 MC68HC711P2CFU4
84-pin CERQUAD	–40 to +85°C	\$FF	EPROM	3 MHz 4 MHz	MC68HC711P2CFS3 MC68HC711P2CFS4

THIS PAGE INTENTIONALLY LEFT BLANK

## 15 DEVELOPMENT SUPPORT

The following information provides a reference to development tools for the M68HC11 family of microcontrollers. For more detailed information please refer to the appropriate system manual.

Table 15-1 M68HC11 development tools

Devices	Evaluation boards	Evaluation modules	Evaluation systems/kits	Programmer boards
MC68HC11P2, MC68HC711P2	_	_	MC68HC11KMNPEVS	_

### 15.1 EVS — Evaluation system

The EVS is an economical tool for designing, debugging and evaluating target systems based on the MC68HC11P2 and MC68HC711P2 device types. The two printed circuit boards that comprise the EVS are the MC68HC11KMNPEM emulator module and the MC68HC11PFB platform board. The main features of the EVS are as follows:

- Monitor/debugger firmware
- · Single-line assembler/disassembler
- · Host computer download capability
- Dual memory maps:
  - 64kbyte monitor map that includes 16kbytes of monitor EPROM
  - MC68HC711P2 user map that includes 64kbytes of emulation RAM
- MCU extension I/O port for single chip, expanded and special test operating modes
- RS-232C terminal and host I/O ports
- Logic analyser connector

THIS PAGE INTENTIONALLY LEFT BLANK

## **GLOSSARY**

This section contains abbreviations and specialist words used in this data sheet and throughout the industry. Further information on many of the terms may be gleaned from Motorola's *M68HC11 Reference Manual*, *M68HC11RM/AD*, or from a variety of standard electronics text books.

**\$xxxx** The digits following the '\$' are in hexadecimal format.

**%xxxx** The digits following the '%' are in binary format.

A/D, ADC Analog-to-digital (converter).

Bootstrap mode In this mode the device automatically loads its internal memory from an external

source on reset and then allows this program to be executed.

Byte Eight bits.

**CCR** Condition codes register; an integral part of the CPU.

**CERQUAD** A ceramic package type, principally used for EPROM and high temperature devices.

**Clear** '0' — the logic zero state; the opposite of 'set'.

CMOS Complementary metal oxide semiconductor. A semiconductor technology chosen for

its low power consumption and good noise immunity.

COP Computer operating properly. aka 'watchdog'. This circuit is used to detect device

runaway and provide a means for restoring correct operation.

**CPU** Central processing unit.

**D/A, DAC** Digital-to-analog (converter).

**EEPROM** Electrically erasable programmable read only memory. *aka* 'EEROM'.

**EPROM** Erasable programmable read only memory. This type of memory requires exposure

to ultra-violet wavelengths in order to erase previous data. aka 'PROM'.

**ESD** Electrostatic discharge.

**Expanded mode** In this mode the internal address and data bus lines are connected to external pins.

This enables the device to be used in much more complex systems, where there is a

need for external memory for example.

EVS Evaluation system. One of the range of platforms provided by Motorola for evaluation

and emulation of their devices.

HCMOS High-density complementary metal oxide semiconductor. A semiconductor

technology chosen for its low power consumption and good noise immunity.

I/O Input/output; used to describe a bidirectional pin or function.

Input capture (IC) This is a function provided by the timing system, whereby an external event is

'captured' by storing the value of a counter at the instant the event is detected.

Interrupt This refers to an asynchronous external event and the handling of it by the MCU. The

external event is detected by the MCU and causes a predetermined action to occur.

**IRQ** Interrupt request. The overline indicates that this is an active-low signal format.

**kbyte** A kilo-byte (of memory); 1024 bytes.

LCD Liquid crystal display.

LSB Least significant byte.

M68HC11 Motorola's family of advanced 8-bit MCUs.

MCU Microcontroller unit. aka microcomputer unit.

MI BUS Motorola interconnect bus. A single wire, medium speed serial communications

protocol.

MSB Most significant byte.

Nibble Half a byte; four bits.

NRZ Non-return to zero.

**Opcode** The opcode is a byte which identifies the particular instruction and operating mode to

the CPU. See also: prebyte, operand.

**Operand** The operand is a byte containing information the CPU needs to execute a particular

instruction. There may be from 0 to 3 operands associated with an opcode. See also:

opcode, prebyte.

**Output compare** (OC) This is a function provided by the timing system, whereby an external event is

generated when an internal counter value matches a predefined value.

**PLCC** Plastic leaded chip carrier package.

PLL Phase-locked loop circuit. This provides a method of frequency multiplication, to

enable the use of a low frequency crystal in a high frequency circuit.

Prebyte This byte is sometimes required to qualify an opcode, in order to fully specify a

particular instruction. See also: opcode, operand.

Pull-down, pull-up These terms refer to resistors, sometimes internal to the device, that are permanently

connected to either ground or  $V_{DD}$ .

PWM Pulse width modulation. This term is used to describe a technique where the width of

the high and low periods of a waveform is varied, usually to enable a representation

of an analog value.

QFP Quad flat pack package.

RAM Random access memory. Fast read and write, but contents are lost when the power

is removed.

**RFI** Radio frequency interference.

RTI Real-time interrupt. (Also used as the mnemonic for 'return from interrupt')

**ROM** Read-only memory. This type of memory is programmed during device manufacture

and cannot subsequently be altered.

round-robin A multi-task handling regime in which all tasks are checked in a predefined order; any

task requiring action is dealt with before proceeding to the next task.

**RS-232C** A standard serial communications protocol.

**SAR** Successive approximation register.

**SCI** Serial communications interface.

**Set** '1'— the logic one state; the opposite of 'clear'.

Silicon glen An area in the central belt of Scotland, so called because of the concentration of

semiconductor manufacturers and users found there.

Single chip mode In this mode the device functions as a self contained unit, requiring only I/O devices

to complete a system.

**SPI** Serial peripheral interface.

**Test mode** This mode is intended for factory testing.

TTL Transistor-transistor logic.

u Undefined; as used in register diagrams to indicate that the state of a particular bit

immediately following reset cannot be guaranteed.

**UART** Universal asynchronous receiver transmitter.

VCO Voltage controlled oscillator.

Watchdog see 'COP'.

Wired-OR A means of connecting outputs together such that the resulting composite output

state is the logical OR of the state of the individual outputs.

Word Two bytes; 16 bits.

x Unknown; as used in register diagrams to indicate that the state of a particular bit

immediately following reset is dependent on the mode of operation.

XIRQ Non-maskable interrupt request. The overline indicates that this has an active-low

signal format.

THIS PAGE INTENTIONALLY LEFT BLANK

## **INDEX**

In this index numeric entries are placed first; page references in *italics* indicate that the reference is to a figure.

16-bit PWM 8-23 4XCLK 2-7, 2-9	BCS - bit in PLLCR 2-7 biphase coding 6-1, 6-3 block diagrams A/D 9-2 MC68HC(7)11P2 1-2
A/D 9-1  accuracy of conversion 4-6  ADCTL — A/D control and status reg. 9-8  ADR1-ADR4 — A/D converter results reg. 9-10  block diagram 9-2  channels 9-7, 9-9  charge pump 9-3  clocks 9-4  conversion 9-3, 9-4, 9-4, 9-5, 9-8  input pin 9-3  multiple-channel operation 9-7, 9-9  multiplexer 9-2, 9-7  OPTION — System configuration options reg. 1 9-5  overview 9-1  pins 9-1  reset 10-8  single-channel operation 9-7  STOP mode 9-10	MI BUS 6-5 PLL 2-6 pulse accumulator 8-17 PWM 8-22 SCI 5-3 SCI baud rate 5-1 SPI 7-2 timer 8-4 bootloader 3-2, 3-4, 3-5 boundary conditions, PWM 8-28 BPPUE - bit in PPAR 4-10 BPROT — Block protect reg. 3-18 BPRT[5:0] - bits in BPROT 3-19 BTST - bit in SCBDH 5-6 BULKP - bit in PLLCR 2-8 bypassing 2-2, 2-5 BYTE - bit in PPROG 3-23
synchronisation 9-4 WAIT mode 9-10 accumulators 11-2	С
ADCTL — A/D control and status reg. 9-8 addressing modes 11-7 address-mark wakeup 5-4 ADPU - bit in OPTION 9-5 ADR1-ADR4 — A/D converter results reg. 9-10 analog-to-digital converter - see A/D AUTO - bit in PLLCR 2-8	C-bit in CCR 11-5 CCF - bit in ADCTL 9-8 CCR — Condition code reg. 11-4 CD—CA - bits in ADCTL 9-9 CFORC — Timer compare force reg. 8-8 charge pump, A/D 9-3 clock monitor 10-3, 10-4 clock rate, MI BUS 6-7, 6-9 clocks
B baud rates bootloader 3-2	4XCLK 2-7, 2-9 A/D 9-4 CMOS compatible 2-4 E 2-4, 3-18 monitor reset 10-3, 10-4 PWM 8-24

ciocks - continued	DDRD — Data direction reg. for port D 4-5
SPI 7-4	DDRF — Data direction reg. for port F 4-7
ST4XCK 6-7	DDRG — Data direction reg. for port G 4-8
stretching 3-17	DDRH — Data direction reg. for port H 4-9
timer divider chains 8-3	development tools 15-1
CME - bit in OPTION 10-4	DIR - direct addressing mode 11-7
coherency, timer 8-8	DISCP - bit in PWEN 8-26
CON12 - bit in PWCLK 8-23	DLY - bit in OPTION 3-16, 9-6
CON34 - bit in PWCLK 8-23	duty cycle, PWM 8-28
concatenation, of PWM 8-23	DWOM - bit in SPCR 7-6
CONFIG — System configuration reg. 3-12	
CONFIG, programming 3-26	
configuration 3-12	
conversion, A/D 9-3, 9-4, 9-4, 9-5	_
COP 8-1, 8-16	E
CONFIG — Configuration control reg. 10-5	_
COPRST — Arm/reset COP timer circuitry reg. 10-3	E clock pin 2-5
enable 10-5	EDGxA and EDGxB - bits in TCTL2 8-6
OPTION — System configuration options reg. 1 10-3	EELAT - bit in PPROG 3-24
rates 10-4	EEON - bit in CONFIG 3-13
	EEPGM - bit in PPROG 3-24
reset 10-2, 10-3, 10-7	EEPROM 3-23-3-26
timeout 10-2	erased state (\$FF) 3-23
COPRST — Arm/reset COP timer circuitry reg. 10-3	erasing 3-25-3-26
corruption	PPROG — EEPROM programming control reg. 3-23
of A/D 4-6	security 3-27
of memory 2-3	ELAT - bit in EPROG 3-21
CPHA - bit in SPCR 7-3, 7-4, 7-7	EPGM - bit in EPROG 3-22
CPOL - bit in SPCR 7-6	EPROG — EPROM programming control reg. 3-21
CPU	EPROM 3-5, 3-21—3-22
accumulators (A, B and D) 11-2	device 1-1
architecture 11-1	EPROG — EPROM programming control reg. 3-21
CCR — Condition code reg. 11-4	
index registers (IX, IY) 11-2	erased state (\$FF) 3-21
program counter (PC) 11-4	programming 3-22
programming model 11-1	ERASE - bit in PPROG 3-24
registers 11-1	erased state
reset 10-6	EEPROM (\$FF) 3-23
stack pointer (SP) 11-2	EPROM (\$FF) 3-21
CR[1:0] - bits in OPTION 10-4	error detection, SCI 5-5
CSEL - bit in OPTION 9-6	ESD protection 12-1
CWOM - bit in OPT2 3-17, 4-11	EVEN - bit in PPROG 3-23
OWOW - DICHTOT 12 3-17, 4-11	event counter - see pulse accumulator
	EVS — Evaluation system 15-1
	EXCOL - bit in EPROG 3-21
	EXROW - bit in EPROG 3-22
D	EXT - extended addressing mode 11-8
D	EXTAL pin 2-4
DAC 9-3	,
data format, SCI 5-2	
data types 11-6	
DDA[7:0] - bits in DDRA 4-2	_
DDB[7:0] - bits in DDRB 4-3	F
	1
DDC[7:0] - bits in DDRC 4-4	FCME - bit in OPTION 10-4
DDD[5:0] - bits in DDRD 4-5	FE - bit in SCSR1 5-10
DDF[7:0] - bits in DDRF 4-7	FOC[1:5] - bits in CFORC 8-9
DDG[7:0] - bits in DDRG 4-8	FPPUE - bit in PPAR 4-10
DDH[7:0] - bits in DDRH 4-9	free-running counter 8-1
DDRA — Data direction reg. for port A 4-2	
DDRB — Data direction reg. for port B 4-3	
DDRC — Data direction reg. for port C 4-4	

### J

junction temperature, chip 12-2

H	L
H-bit in CCR 11-6	LCD driver interface 7-1
HPPUE - bit in PPAR 4-10	LCK - bit in PLLCR 2-8
HPRIO — Highest priority I-bit interrupt & misc. reg. 3-1	
The ring less priority i bit interrupt a miso. reg. or	LIRDV - bit in OPT2 3-17
	LOOPS - bit in SCCR1 5-7
	low power modes
	RAM 3-4
	stand-by connections 2-11
•	stand-by voltage 2-11
I/O, on reset 10-7	STOP 10-16
I4/O5F - bit in TFLG1 8-12	WAIT 10-15
14/O5I - bit in TMSK1 8-11	low voltage inhibit circuit 2-3
I-bit in CCR 10-14, 11-5	LSBF - bit in OPT2 7-9
IC1F–IC3F - bits in TFLG1 8-12	LVI 2-3
IC1I–IC3I - bits in TMSK1 8-11	
IDLE - bit in SCSR1 5-10	
idle-line wakeup 5-4	
ILIE - bit in SCCR2 5-8	N /
illegal opcode trap 10-14 ILT - bit in SCCR1 5-7	M
IMM - immediate addressing mode 11-7	M - bit in SCCR1 5-7
IND, X/Y - indexed addressing modes 11-8	M2DL1:M2DL0 - bits in INIT2 6-8
index registers (IX, IY) 11-2	M3DL1:M3DL0 - bits in INIT2 6-8
INH - inherent addressing mode 11-8	Manchester coding 6-1, 6-2, 6-3
INIT — RAM and I/O mapping reg. 3-13	mask option 2-15
INIT2 — EEPROM mapping and MI BUS delay reg. 6-8	·
initialization 3-12	MBE - bit in EPROG 3-21
input capture 8-5	MC68HC711P2 1-1
instruction set 11-8	MCS - bit in PLLCR 2-8
internal oscillator 3-16, 9-4, 9-5, 12-14	MDA - bit in HPRIO 3-11
interrupts	memory
I-bit 10-14, 11-5	corruption of 2-3
illegal opcode trap 10-14	EEPROM 3-23-3-26
ĪRQ 2-10	EPROM 3-5, 3-21—3-22
maskable 10-15	map <i>3-3</i>
multiple sources 2-10	mapping 3-3, 3-13—3-15
non-maskable 10-14	protection 3-18, 3-27
priorities 10-9	RAM 3-4
priority resolution 10-19	RAM stand-by connections 2-11
SCI <i>5-13</i>	register map 3-5
sensitivity 2-10	ROM 3-5
stacking 10-13	stretch external access 3-17
SWI 10-14	memory map, on reset 10-6
triggering 2-10	MI BUS 1-1, 6-1
types 10-13 wired-OR 2-10	block diagram 6-5 clock rate 6-7, 6-9
within SCI 10-22	error detection 6-4
X-bit 10-14, 11-6	INIT2 — EEPROM mapping and MI BUS delay reg.
XIRQ 2-10, 10-14	6-8
IRQ pin 2-10	interface 6-6
IRQE - bit in OPTION 3-16	Manchester coding 6-1, 6-3
IRVNE - bit in OPT2 3-18	pins 6-1

MI BUS - continued pull field 6-3 push field 6-2 S2BDH, S2BDL — MI BUS clock rate control reg. S2CR1 — MI BUS2 control reg. 1 6-9 S2CR2 — MI BUS2 control reg. 2 6-10 S2DRL — MI BUS2 data reg. 6-12 S2SR1 — MI BUS2 status reg. 1 6-11 S2SR2 — MI BUS2 status reg. 2 6-12 ST4XCK clock 6-7 timing 6-2 MI BUS2 - see also MI BUS 6-8 MIE2 - bit in S2CR1 5-15, 6-9 MIE3 - bit in S3CR1 5-17 MISO 7-4	6-9	operating modes - continued STOP 3-4, 10-16 test 3-2 VSTBY 3-4 WAIT 10-15 OPT2 — System configuration options reg. 2 3-17 OPTION — System configuration options reg. 1 3-16, 9-5, 10-3 option, mask 2-15 OR - bit in SCSR1 5-10 OR2 - bit in S2SR1 6-11 ordering information 14-1 oscillator connections 2-4 output compare 8-7 overflow bit in CCR 11-5
MODA/LIR pin 2-10 MODB/VSTBY pin 2-10		
MODF - bit in SPSR 7-8		
MOSI 7-4		D
MSTR - bit in SPCR 7-5, 7-6		P
MULT - bit in ADCTL 9-9		packages
multiplexer, A/D 9-2, 9-7 multiplication factor, PLL 2-9		CERQUAD 13-4
multiplication factor, i EE 2 3		options 1-2, 2-1
		PLCC 13-3
		QFP 13-5 thermal characteristics 12-2
N		PACNT — Pulse accumulator count reg. 8-19
IV		PACTL — Pulse accumulator control reg. 8-18
N-bit in CCR 11-5		PAEN - bit in PACTL 8-18
NF - bit in SCSR1 5-10		PAIF - bit in TFLG2 8-20
NF2 - bit in S2SR1 6-12		PAII - bit in TMSK2 8-20
NMI 2-10, 10-14		PAMOD - bit in PACTL 8-18
NOCOP - bit in CONFIG 10-5 noise 2-2, 2-4, 2-5		PAOVF - bit in TFLG2 8-19 PAOVI - bit in TMSK2 8-19
non-maskable interrupt 2-10		PAREN - bit in CONFIG 3-12, 4-12
NOSEC - bit in CONFIG 3-27		PCKA[2:1] - bits in PWCLK 8-24
		PCKB[3:1] - bits in PWCLK 8-24
		PCLK[2:1] - bits in PWPOL 8-25
		PCLK[4:3] - bits in PWPOL 8-25
$\cap$		PE - bit in SCCR1 5-8 PEDGE - bit in PACTL 8-18
0		PF - bit in SCSR1 5-10
OC1D — Output compare 1 data reg. 8-9		phase-locked loop - see PLL
OC1D[7:3] - bits in OC1D 8-9		pinouts
OC1F-OC4F - bits in TFLG1 8-12 OC1I-OC4I - bits in TMSK1 8-11		CERQUAD <i>2-1</i> , <i>13-1</i>
OC1M — Output compare 1 mask reg. 8-9		PLCC 2-1, 13-1
OC1M[7:3] - bits in OC1M 8-9		QFP 2-2, 13-2
ODD - bit in PPROG 3-23		pins E clock 2-5
OL[2:5] - bits in TCTL1 8-10		EXTAL 2-4
OM[2:5] - bits in TCTL1 8-10		IRQ 2-10
opcode 11-7 operands 11-7		LIR 2-10
operating modes 3-1		MODA/LIR 2-10
baud rates 3-2		MODB/VSTBY 2-10
bootstrap 3-2		OC1, special features 8-2, 8-8 R/W 2-11
expanded 3-1		RESET 2-3, 10-2
HPRIO register 3-11		VDD AD, VSS AD 2-2
selection of 2-10, 3-10		VDD AB, VSS AB 2-2 VDD, VSS 2-2
single chip 3-1		,

pins - continued	prebyte 11-7
VDDL, VDDR, VSSX 2-2	prescaler, PWM 8-24
VDDSYN 2-5	priorities, resets and interrupts 10-9, 10-10
VPPE 2-10	program counter (PC) 11-4
VRH, VRL 2-11	programming
VSTBY 2-11	CONFIG 3-26
XFC 2-5	EEPROM 3-23
XIRQ/VPPE 2-10	EPROM 3-22
XTAL 2-4	protection
PLL 2-5	of memory 3-18, 3-27
bandwidth 2-5	registers 3-10
block diagram 2-6	PSEL[4:0] - bits in HPRIO 10-10
changing frequency 2-6	PT - bit in SCCR1 5-8
maximum frequency 2-5	PT2 - bit in S2CR1 6-9
multiplication factor 2-9	PTCON - bit in BPROT 3-19
PLLCR — PLL control reg. 2-7	pull field 6-3
synchronisation 2-6	pull-ups, mask option 2-15
SYNR — Synthesizer program reg. 2-9	pull-ups, pull-downs 4-10
VCOOUT 2-7	pulse accumulator 8-1, 8-16
	· · · · · · · · · · · · · · · · · · ·
PLLCR — PLL control reg. 2-7	block diagram 8-17
PLLON — bit in PLLCR 2-7	PACTI Pulse accumulator count reg. 8-19
POR 10-1	PACTL — Pulse accumulator control reg. 8-18
PORTA — Port A data reg. 4-2	reset 10-7
PORTB — Port B data reg. 4-3	TFLG2 — Timer interrupt flag 2 reg. 8-19
PORTC — Port C data reg. 4-4	TMSK2 — Timer interrupt mask 2 reg. 8-19
PORTD — Port D data reg. 4-5	pulse-width modulation - see PWM
PORTE — Port E data reg. 4-6	push field 6-2
PORTF — Port F data reg. 4-7	PWCLK — PWM clock prescaler and 16-bit select reg. 8-23
PORTG — Port G data reg. 4-8	PWCNT1-4 — PWM timer counter reg. 1 to 4 8-27
PORTH — Port H data reg. 4-9	PWDTY1-4 — PWM timer duty cycle reg. 1 to 4 8-28
ports	PWEN — PWM timer enable reg. 8-26
A (Timer) 2-12, 4-2	PWEN[4:1] - bits in PWEN 8-26
B (A[15:8]) 2-12, 4-3	PWM 8-21
C (D[7:0]) 2-13, 4-4	16-bit operation 8-23
D (SCI1, SPI) 2-14, 4-5	block diagram 8-22
DDRA — Data direction reg. for port A 4-2	boundary conditions 8-28
DDRB — Data direction reg. for port B 4-3	clock select 8-24
DDRC — Data direction reg. for port C 4-4	duty cycle 8-21, 8-28
DDRD — Data direction reg. for port D 4-5	periods 8-21
DDRF — Data direction reg. for port F 4-7	pins 8-21
DDRG — Data direction reg. for port G 4-8	PWCLK — PWM clock prescaler and 16-bit select reg.
DDRH — Data direction reg. for port H 4-9	8-23
E (A/D) 2-14, 4-6	PWCNT1-4 — PWM timer counter reg. 1 to 4 8-27
F (A[7:0]) 2-14, 4-7	PWDTY1-4 — PWM timer duty cycle reg. 1 to 4 8-28
G (R/ <del>W</del> ) 2-15, 4-8	PWEN — PWM timer enable reg. 8-26
H (SCI2/3, PWM) 2-15, 4-9	PWPER1-4 — PWM timer period reg. 1 to 4 8-27
PORTA — Port A data reg. 4-2	PWPOL — PWM timer polarity & clock source select
PORTB — Port B data reg. 4-3	reg. 8-25
PORTC — Port C data reg. 4-4	PWSCAL — PWM timer prescaler reg. 8-25
PORTD — Port D data reg. 4-5	PWPER1-4 — PWM timer period reg. 1 to 4 8-27
PORTE — Port E data reg. 4-6	PWPOL — PWM timer polarity & clock source select reg.
PORTF — Port F data reg. 4-7	8-25
PORTG — Port G data reg. 4-8	PWSCAL — PWM timer prescaler reg. 8-25
PORTH — Port H data reg. 4-9	, , , , , , , , , , , , , , , , , , , ,
signals 2-12	
power-on reset - see POR	
PPAR — Port pull-up assignment reg. 4-10	
PPOL[4:1] - bits in PWPOL 8-25	
PPROG — EEPROM programming control reg. 3-23	
PR[1:0] - bits in TMSK2 3-20, 8-13	
<i>,</i> , , , , , , , , , , , , , , , , , ,	

R	RTIF - bit in TFLG2 8-15 RTII - bit in TMSK2 3-20, 8-14
R/T[7:0] - bits in S2DRL 6-12 R/T[7:0] - bits in SCDRL 5-11	RTR[1:0] - bits in PACTL 8-16 RWU - bit in SCCR2 5-4, 5-9
R/W pin 2-11	•
R8 - bit in SCDRH 5-11	
RAF - bit in S2SR2 6-12	
RAF - bit in SCSR2 5-11	S
RAM 3-4	S
data retention 3-4	S2B[12:0] - bits in S2BDH/L 6-9
security 3-27	S2BDH, S2BDL — MI BUS clock rate control reg. 6-9
RAM[3:0] - bit in INIT 3-13	S2BDH, S2BDL — SCI2/3 baud rate control reg. 5-15
ratiometric conversions 9-5	S2CR1 — MI BUS2 control reg. 1 6-9
RBOOT - bit in HPRIO 3-11	S2CR1 — SCI2 control reg. 1 5-15
RDRF - bit in SCSR1 5-10	S2CR2 — MI BUS2 control reg. 2 6-10
RDRF2 - bit in S2SR1 6-11	S2CR2 — SCI2 control reg. 2 5-15
RE - bit in SCCR2 5-9	S2DRH, S2DRL — SCI2 data high/low reg. 5-16
RE2 - bit in S2CR2 6-10	S2DRL — MI BUS2 data reg. 6-12
real-time interrupt - see RTI	S2SR1 — MI BUS2 status reg. 1 6-11
receiver flags, SCI 5-12	S2SR1 — SCI2 status reg. 1 5-16
REG[3:0] - bit in INIT 3-13	S2SR2 — MI BUS2 status reg. 2 6-12
REL - relative addressing mode 11-8 RESET pin 2-3	S2SR2 — SCI2 status reg. 2 5-16
resets	S3CR1 — SCI3 control reg. 1 5-17
circuit 2-3	S3CR2 — SCI3 control reg. 2 5-17
clock monitor 10-3, 10-4	S3DRH, S3DRL — SCI3 data high/low reg. 5-18
COP 10-2, 10-3	S3SR1 — SCI3 status reg. 1 5-17
effect on A/D 10-8	S3SR2 — SCI3 status reg. 2 5-18
effect on COP 10-7	S-bit in CCR 11-6
effect on CPU 10-6	SBK - bit in SCCR2 5-9 SBK2 - bit in S2CR2 6-10
effect on I/O 10-7	
effect on memory map 10-6	SBR[12:0] - bits in SCBDH/L 5-6
effect on pulse accumulator 10-7	SCAN - bit in ADCTL 9-8 SCBDH, SCBDL — SCI baud rate control reg. 5-6
effect on RTI 10-7	SCCR1 — SCI control reg. 1 5-7
effect on SCI 10-8	SCCR2 — SCI control reg. 2 5-8
effect on SPI 10-8	SCDRH, SCDRL — SCI data high/low reg. 5-11
effect on system 10-8	SCI 5-1
effect on timer 10-7	baud rate 5-1, 5-6
effects of 10-6	block diagram 5-3
external 10-2	data format 5-2
HPRIO — Highest priority I-bit interrupt and misc. reg.	error detection 5-5
10-10	interrupt source resolution 5-13, 10-22
power-on, POR 10-1	pins 5-1
priorities 10-9	receive operation 5-2
processing flow 10-17	reset 10-8
RESET pin 10-2	SCBDH, SCBDL — SCI baud rate control reg. 5-6
resetting the COP watchdog 10-3 RFI 2-4, 2-5	SCCR1 — SCI control reg. 1 5-7
RIE - bit in SCCR2 5-8	SCCR2 — SCI control reg. 2 5-8
RIE2 - bit in S2CR2 6-10	SCDRH, SCDRL — SCI data high/low reg. 5-11
ROM 3-5	SCSR1 — SCI status reg. 1 5-9
ROMAD - bit in CONFIG 3-12	SCSR2 — SCI status reg. 2 5-11
ROMON - bit in CONFIG 3-13	status flags 5-12
ROW - bit in PPROG 3-24	transmit operation 5-2
RTI 8-1, 8-14	wakeup 5-4
PACTL — Pulse accumulator control reg. 8-16	SCI2 5-14, 5-15 SCI2, SCI3 - see also SCI
rates 8-14	SCI3 5-14, 5-17
reset 10-7	SCK 7-4
TFLG2 — Timer interrupt flag reg. 2 8-15	SCSR1 — SCI status reg. 1 5-9
TMSK2 — Timer interrupt mask reg. 2 8-14	23 231 status 10g. 1 0 0

SCSR2 — SCI status reg. 2 5-11	T
security 3-27	I
NOSEC bit 3-27	T8 - bit in SCDRH 5-11
sensitivity, of interrupts 2-10, 3-16	TC - bit in SCSR1 5-9
serial communications interface - see SCI	TCIE - bit in SCCR2 5-8
serial peripheral interface - see SPI	
slave select (SS) 7-4	TCNT — Timer counter reg. 8-10
slow memory 3-17	TCTL1 — Timer control reg. 1 8-10
SMOD - bit in HPRIO 3-11	TCTL2 — Timer control reg. 2 8-5
	TDRE - bit in SCSR1 5-9
software interrupt (SWI) 10-14	TE - bit in SCCR2 5-9
SPCR — Serial peripheral control reg. 7-6	TE2 - bit in S2CR2 6-10
SPDR — SPI data reg. 7-8	test methods 12-3
SPE - bit in SPCR 7-6	TFLG1 — Timer interrupt flag reg. 1 8-11
SPI 7-1	TFLG2 — Timer interrupt flag reg. 2 8-13
block diagram 7-2	TI4/O5 — Timer input capture 4/output compare 5 reg. 8-7
buffering 7-1, 7-8	TIC1-TIC3 — Timer input capture reg. 8-6
clock phase 7-3	TIE - bit in SCCR2 5-8
clock polarity 7-6	time accumulation - see pulse accumulator
clock rate 7-4, 7-7	timer 8-1
errors 7-5	block diagram 8-4
master mode 7-6	CFORC — Timer compare force reg. 8-8
MISO 7-4	clock divider 8-3
MOSI 7-4	
OPT2 — System configuration options reg. 2 7-9	coherency 8-8
pins 7-1	COP 8-16
polarity 7-3	free-running counter 8-1
	input capture 8-5
reset 10-8	OC1, special features 8-2, 8-8
SCK 7-4	OC1D — Output compare 1 data reg. 8-9
signals 7-3	OC1M — Output compare 1 mask reg. 8-9
SPCR — Serial peripheral control reg. 7-6	output compare 8-7
SPDR — SPI data reg. 7-8	pins 8-2
SPSR — Serial peripheral status reg. 7-7	prescaler 8-1
SS 7-4	reset 10-7
transfer formats 7-2, 7-3	TCNT — Timer counter reg. 8-10
SPIE - bit in SPCR 7-5, 7-6	TCTL1 — Timer control reg. 1 8-10
SPIF - bit in SPSR 7-7	TCTL2 — Timer control reg. 2 8-5
SPR1 and SPR0 - bits in SPCR 7-7	TFLG1 — Timer interrupt flag reg. 1 8-11
SPR2 - bit in OPT2 7-9	TFLG2 — Timer interrupt flag reg. 2 8-13
SPSR — Serial peripheral status reg. 7-7	TI4/O5 — Timer input capture 4/output compare 5 reg.
ST4XCK clock 6-7	8-7
stack pointer (SP) 11-2	TIC1-TIC3 — Timer input capture reg. 8-6
stacking operations 11-3	TMSK1 — Timer interrupt mask reg. 1 8-11
stand-by voltage 2-11	TMSK2 — Timer interrupt mask reg. 2 3-20, 8-12
status flags, SCI 5-12	TOC1–TOC4 — Timer output compare reg. 8-8
STOP mode 3-4, 10-16	TMSK1 — Timer interrupt mask reg. 1 8-11
disabling 11-6	, e
STRCH - bit in OPT2 3-17	TMSK2 — Timer interrupt mask reg. 2 3-20, 8-12
stretch, external access 3-17	TOC1-TOC4 — Timer output compare reg. 8-8
SWI 10-14	TOF - bit in TFLG2 8-13, 8-15
	TOI - bit in TMSK2 3-20, 8-12
synchronisation, A/D 9-4	TPWSL - bit in PWEN 8-26
SYNR — Synthesizer program reg. 2-9	
SYNX[1:0] - bits in SYNR 2-9	
SYNY[5:0] - bits in SYNR 2-9	
system reset 10-8	11
	1 1



UART 5-1



V-bit in CCR 11-5 VCOOUT 2-7 VCOT - bit in PLLCR 2-8 VDD AD, VSS AD pins 2-2 VDD pin 2-2 VDDL, VDDR, VSSX pins 2-2 VDDSYN pin 2-5 VPPE pin 2-10 VRH, VRL pins 2-11 VSS pin 2-2 VSTBY pin 2-11

## W

WAIT mode 2-9, 10-15
WAKE - bit in SCCR1 5-7
wakeup, SCI 5-4
watchdog - see COP
WCOL - bit in SPSR 7-8
WEN - bit in PLLCR 2-9
wired-OR 2-10, 2-14, 3-2, 3-17, 4-11
WOMS - bit in SCCR1 5-7
WOMS2 - bit in S2CR1 6-9



X-bit in CCR 10-14, 11-6 XFC pin 2-5 XIRQ 10-14 XIRQ/VPPE 2-10 xPPUE - bits in PPAR 4-10 XTAL pin 2-4

Z

Z-bit in CCR 11-5

1	INTRODUCTION
2	PIN DESCRIPTIONS
3	OPERATING MODES AND ON-CHIP MEMORY
4	PARALLEL INPUT/OUTPUT
5	SERIAL COMMUNICATIONS INTERFACE
6	MOTOROLA INTERCONNECT BUS (MI BUS)
7	SERIAL PERIPHERAL INTERFACE
8	TIMING SYSTEM
9	ANALOG-TO-DIGITAL CONVERTER
10	RESETS AND INTERRUPTS
11	CPU CORE AND INSTRUCTION SET
12	ELECTRICAL SPECIFICATIONS (STANDARD)
13	MECHANICAL DATA
14	ORDERING INFORMATION
15	DEVELOPMENT SUPPORT

- 1 INTRODUCTION
- OPERATING MODES AND ON-CHIP MEMORY
- 4. PARALLEL INPUT/OUTPUT

**PIN DESCRIPTIONS** 

- 5 SERIAL COMMUNICATIONS INTERFACE
- 6 MOTOROLA INTERCONNECT BUS (MI BUS)
- SERIAL PERIPHERAL INTERFACE
- TIMING SYSTEM
- 9 ANALOG-TO-DIGITAL CONVERTER
- 10 RESETS AND INTERRUPTS
- CPU CORE AND INSTRUCTION SET
- 12 ELECTRICAL SPECIFICATIONS (STANDARD)
- 13 MECHANICAL DATA
- 14 ORDERING INFORMATION
- 15 DEVELOPMENT SUPPORT

#### **Literature Distribution Centres:**

EUROPE: Motorola Ltd., European Literature Centre, 88 Tanners Drive, Blakelands,

Milton Keynes, MK14 5BP, England.

ASIA PACIFIC: Motorola Semiconductors (H.K.) Ltd., Silicon Harbour Center, No. 2, Dai King Street,

Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

JAPAN: Nippon Motorola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. USA: Motorola Literature Distribution, P.O. Box 20912, Phoenix, Arizona 85036.

