Hitachi Single-Chip Microcomputer

H8S/2138 Series H8S/2134 Series

Hardware Manual Supplementary Edition

HITACHI

ADE-602-144 Rev. 1.0 8/1/98 © Hitachi, Ltd. 1998



Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's
 patent, copyright, trademark, or other intellectual property rights for information contained in
 this document. Hitachi bears no responsibility for problems that may arise with third party's
 rights, including intellectual property rights, in connection with use of the information
 contained in this document.
- Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

Contents

Secti	ion 24	Electrical Characteristics	599
24.1	Absolu	te Maximum Ratings	599
24.2	DC Ch	aracteristics	600
24.3	AC Ch	aracteristics	611
	24.3.1	Clock Timing	612
	24.3.2	Control Signal Timing	614
	24.3.3	Bus Timing	616
	24.3.4	Timing of On-Chip Supporting Modules	623
		onversion Characteristics	
		onversion Characteristics	
24.6	Flash N	Memory Characteristics	636
24.7	Usage	Note	638
Appe	endix F	F Product Code Lineup	808

Section 24 Electrical Characteristics

24.1 Absolute Maximum Ratings

Table 24.1 lists the absolute maximum ratings.

Table 24.1 Absolute Maximum Ratings

- Preliminary -

Item	Symbol	Value	Unit
Power supply voltage	V _{cc}	-0.3 to +7.0	V
Input voltage (except ports 6 and 7)	V_{in}	-0.3 to V_{cc} +0.3	V
Input voltage (CIN input not selected for port 6)	V_{in}	-0.3 to V _{cc} +0.3	V
Input voltage (CIN input selected for port 6)	V_{in}	Lower voltage of -0.3 to V_{cc} +0.3 and AV_{cc} +0.3	V
Input voltage (port 7)	V_{in}	-0.3 to AV _{cc} + 0.3	V
Analog power supply voltage	AV_CC	-0.3 to +7.0	V
Analog input voltage	V _{AN}	-0.3 to AV _{cc} +0.3	V
Operating temperature	T _{opr}	Regular specifications: -20 to +75*	°C
		Wide-range specifications: -40 to +85*	°C
Storage temperature	T _{stg}	-55 to +125	°C

Caution: Permanent damage to the chip may result if absolute maximum ratings are exceeded.

^{*} A range of 0 to +75°C must be observed for flash memory programming/erasing in the F-ZTAT version.

24.2 DC Characteristics

Table 24.2 lists the DC characteristics. Table 24.3 lists the permissible output currents.

Table 24.2 DC Characteristics

- Preliminary -

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input		(1)	V _T	1.0	_	_	V	
voltage	IRQ5 to IRQ3		V _T ⁺	_	_	$V_{\text{CC}} \times 0.7$	V	_
			$V_T^+ - V_T^-$	0.4	_	_	V	
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V _{IH}	V _{cc} - 0.7	_	V _{cc} +0.3	V	
	EXTAL	-		$V_{\rm CC} \times 0.7$	_	V _{cc} +0.3	V	_
	Port 7	=		2.0	_	AV _{cc} +0.3	s V	_
	Input pins except (1) and (2) above* ⁶		_	2.0	_	V _{CC} +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V_{IL}	-0.3	_	0.5	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3	_	0.8	V	_
Output high voltage	All output pins (except P97, and P52)*5		V _{OH}	V _{cc} -0.5	_	_	V	I _{OH} = -200 μA
				3.5	_	_	V	I _{OH} = -1 mA
	P97, P52*4		_	2.5	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins*5		V _{OL}	_	_	0.4	V	I _{OL} = 1.6 mA
voltage	Ports 1 to 3			_	_	1.0	V	I _{OL} = 10 mA

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage	RES		I _{in}	_	_	10.0	μΑ	$V_{in} = 0.5 \text{ to} $ $V_{CC} - 0.5 \text{ V}$
current	STBY, NMI, MD1, MD0 Port 7			_	_	1.0	μΑ	_
			_	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage current (off state)	Ports 1 to 6 Ports 8, 9		I _{TSI}	_	_	1.0	μА	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull-	Ports 1 to 3		-I _P	50	_	300	μΑ	V _{in} = 0 V
up MOS current	Port 6			60	_	500	μΑ	
Input capacitance	RES	(4)	C _{in}	_	_	80	pF	V _{in} = 0 V f = 1 MHz
	NMI	-		_	_	50	pF	$T_a = 25^{\circ}C$
	P52, P97, P42, P86	•		_	_	20	pF	_
	Input pins except (4) above			_	_	15	pF	_
Current dissipation*7	Normal operation		I _{cc}	_	75	100	mA	f = 20 MHz, H8S/2134 Series
					85	120	mA	f = 20 MHz, H8S/2138 Series
	Sleep mode		_	_	60	85	mA	f = 20 MHz, H8S/2134 Series
					70	100	mA	f = 20 MHz, H8S/2138 Series
	Standby mode*8		_	_	0.01	5.0	μΑ	T _a ≤ 50°C
				_	_	20.0	μΑ	50°C < T _a
Analog power	During A/D, D/A conversion		Al _{cc}	_	3.2	7.0	mA	
supply current	Idle			_	0.01	5.0	μΑ	AV _{cc} = 2.0 V to 5.5 V

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC}^{*1} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Analog power supply voltage*1	AV_CC	4.5	_	5.5	V	Operating
		2.0	_	5.5	V	Idle/not used
RAM standby voltage	V_{RAM}	2.0	_	_	V	

Notes: 1. Do not leave the AVCC, and AVSS pins open even if the A/D converter and D/A converter are not used.

Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 5.5 V to AVCC by connection to the power supply (V_{cc}), or some other method.

- 2. P67 to P60 include supporting module inputs multiplexed on those pins.
- 3. IRQ2 includes the ADTRG signal multiplexed on that pin.
- P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.
 An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).
 - P52/SCK0 and P97 (ICE = 0) high levels are driven by NMOS.
- 5. When ICE = 0. Low-level output when the bus drive function is selected is determined separately.
- 6. The upper limit of the port 6 applied voltage is V_{cc} + 0.3 V when CIN input is not selected, and the lower of V_{cc} + 0.3 V and AV_{cc} + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- 7. Current dissipation values are for V_{IH} min = $V_{CC} 0.5$ V and V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- 8. The values are for $V_{RAM} \le V_{CC} < 4.5 \text{V}$, $V_{IH} \text{ min} = V_{CC} \times 0.9$, and $V_{IL} \text{ max} = 0.3 \text{ V}$.

Conditions: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V*}^7, \text{AV}_{CC}^{*1} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS}^{*1} = 0 \text{ V}, \text{T}_a = -20 \text{ to } +75^{\circ}\text{C*}^7 \text{ (regular specifications)}, \text{T}_a = -40 \text{ to } +85^{\circ}\text{C*}^7 \text{ (wide-range specifications)}$

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
	IRQ2 to IRQ0*3,	(1)	V_T^-	1.0	_	_	V	V _{cc} = 4.5 V to 5.5 V
voltage	IRQ5 to IRQ3		V _T ⁺	_	_	$V_{\text{CC}} \times 0.7$	V	
			$V_T^+ - V_T^-$	0.4	_	_	V	_
			V _T	0.8	_	_	V	V _{cc} < 4.5 V
			V _T ⁺	_	_	$V_{cc} \times 0.7$	V	_
			$V_T^+ - V_T^-$	0.3	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V _{IH}	V _{cc} - 0.7	_	V _{cc} +0.3	V	
	EXTAL			$V_{\rm CC} \times 0.7$	_	V _{cc} +0.3	V	_
	Port 7			2.0	_	AV _{cc} +0.3	3 V	_
	Input pins except (1) and (2) above* ⁶		_	2.0	_	V _{CC} +0.3	V	_
Input low voltage	RES, STBY, MD1, MD0	(3)	V_{IL}	-0.3	_	0.5	V	
	NMI, EXTAL, input pins except (1) and (3) above		_	-0.3		0.8	V	
Output high voltage	All output pins (except P97, and		V _{OH}	V _{cc} -0.5	_	_	V	I _{OH} = -200 μA
	P52)* ⁵			3.5	_	_	V	$I_{OH} = -1 \text{ mA},$ $V_{CC} =$ 4.5 V to 5.5 V
				3.0	_	_	V	$I_{OH} = -1 \text{ mA},$ $V_{CC} < 4.5 \text{ V}$
	P97, P52*4		_	2.0	_	_	V	$I_{OH} = -1 \text{ mA}$
Output low	All output pins*5		V _{OL}	_	_	0.4	V	I _{OL} = 1.6 mA
voltage	Ports 1 to 3		_	_	_	1.0	V	I _{OL} = 10 mA

Conditions: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V*}^7, \text{AV}_{CC}^{*1} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS}^{*1} = 0 \text{ V}, \text{T}_a = -20 \text{ to } +75^{\circ}\text{C*}^7 \text{ (regular specifications)}, \text{T}_a = -40 \text{ to } +85^{\circ}\text{C*}^7 \text{ (wide-range specifications)}$

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Input	RES		I _{in}	_	_	10.0	μΑ	V _{in} = 0.5 to
leakage current	STBY, NMI, MD1 MD0	,	_	_	_	1.0	μΑ	_ V _{cc} − 0.5 V
	Port 7		_	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage current (off state)	Ports 1 to 6 Ports 8, 9		I _{TSI}	_	_	1.0	μА	V_{in} = 0.5 to V_{CC} - 0.5 V
Input pull- up current	Ports 1 to 3		-I _P	50	_	300	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} = 4.5 \text{ V to}$
	Port 6		_	60	_	500	μΑ	5.5 V
	Ports 1 to 3 Port 6		_	30	_	200	μΑ	V _{in} = 0 V, V _{CC} < 4.5 V
				40	_	400	μΑ	_
Input capacitance	RES	(4)	C _{in}	_	_	80	pF	V _{in} = 0 V, f = 1 MHz,
	NMI			_	_	50	pF	$T_a = 25^{\circ}C$
	P52, P97, P42, P86			_	_	20	pF	_
	Input pins except (4) above		_	_	_	15	pF	_
Current dissipation*8	Normal operation		I _{cc}	_	65	85	mA	f = 16 MHz, H8S/2134 Series
				_	70	100	mA	f = 16 MHz, H8S/2138 Series
	Sleep mode		_	_	50	70	mA	f = 16 MHz, H8S/2134 Series
				_	60	85	mA	f = 16 MHz, H8S/2138 Series
	Standby mode*9		_	_	0.01	5.0	μΑ	$T_a \le 50^{\circ}C$
				_	_	20.0	μΑ	50°C < T _a

Conditions: $V_{CC} = 4.0 \text{ V}$ to 5.5 V^{*7} , $AV_{CC}^{*1} = 4.0 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS}^{*1} = 0 \text{ V}$, $T_a = -20 \text{ to} +75^{\circ}\text{C}^{*7}$ (regular specifications), $T_a = -40 \text{ to} +85^{\circ}\text{C}^{*7}$ (wide-range specifications)

ltem		Symbol	Min	Тур	Max	Unit	Test Conditions
Analog power	During A/D, D/A conversion	Al _{cc}	_	3.2	7.0	mA	
supply current	Idle		_	0.01	5.0	μΑ	$AV_{CC} = 2.0 \text{ V to } 5.5 \text{ V}$
Analog power supply voltage*1		AV _{cc}	4.0	_	5.5	V	Operating
			2.0	_	5.5	V	Idle/not used
RAM standby voltage		V_{RAM}	2.0	_	_	V	

Notes: 1. Do not leave the AVCC, and AVSS pins open even if the A/D converter and D/A converter are not used.

Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 5.5 V to AVCC by connection to the power supply (V_{cc}), or some other method.

- 2. P67 to P60 include supporting module inputs multiplexed on those pins.
- 3. IRQ2 includes the ADTRG signal multiplexed on that pin.
- P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.
 An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

P52/SCK0 and P97 (ICE = 0) high levels are driven by NMOS.

- When ICE = 0. Low-level output when the bus drive function is selected is determined separately.
- 6. The upper limit of the port 6 applied voltage is V_{cc} + 0.3 V when CIN input is not selected, and the lower of V_{cc} + 0.3 V and AV_{cc} + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- 7. Ranges of $V_{\rm CC}$ = 4.5 to 5.5 V and $T_{\rm a}$ = 0 to +75°C must be observed for flash memory programming/erasing.
- 8. Current dissipation values are for V_{IH} min = $V_{CC} 0.5$ V and V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- 9. The values are for $V_{RAM} \le V_{CC} < 4.5 \text{ V}$, $V_{IH} \text{ min} = V_{CC} \times 0.9$, and $V_{IL} \text{ max} = 0.3 \text{ V}$.

Conditions*⁷: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AV}_{CC}^{*1} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS}^{*1} = 0 \text{ V},$ $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
	$\overline{IRQ2}$ to $\overline{IRQ0}*^3$,	(1)	V_T^-	$V_{cc} \times 0.2$	_	_	V	
voltage	IRQ5 to IRQ3		V _T ⁺	_	_	$V_{\text{CC}} \times 0.7$	V	_
			$V_T^+ - V_T^-$	$V_{cc} \times 0.05$	_	_	V	_
Input high voltage	RES, STBY, NMI, MD1, MD0	(2)	V _{IH}	$V_{cc} \times 0.9$	_	V _{cc} +0.3	V	
	EXTAL			$V_{CC} \times 0.7$	_	V _{cc} +0.3	V	_
	Port 7			$V_{CC} \times 0.7$	_	AV _{cc} +0.3	3 V	_
	Input pins except (1) and (2) above* ⁶			$V_{CC} \times 0.7$	_	V _{cc} +0.3	V	_
Input low voltage	RES, STBY, FWE, MD1, MD0	(3)	V _{IL}	-0.3	_	$V_{cc} \times 0.1$	V	
	NMI, EXTAL, input pins except		_	-0.3	_	$V_{cc} \times 0.2$	V	V _{CC} < 4.0 V
	(1) and (3) above					0.8	V	V _{CC} = 4.0 V to 5.5 V
Output high voltage	All output pins (except P97, and		V _{OH}	V _{cc} – 0.5	_	_	V	I _{OH} = -200 μA
	P52)* ⁵			V _{cc} – 1.0	_	_	V	$I_{OH} = -1 \text{ mA}$ ($V_{CC} < 4.0 \text{ V}$)
	P97, P52*4		_	1.0	_	_	V	I _{OH} = -1 mA
Output low	All output pins*5		V_{OL}	_	_	0.4	V	$I_{OL} = 0.8 \text{ mA}$
voltage	Ports 1 to 3			_	_	1.0	V	$\begin{split} I_{\text{OL}} &= 5 \text{ mA} \\ (V_{\text{CC}} < 4.0 \text{ V}), \\ I_{\text{OL}} &= 10 \text{ mA} \\ (4.0 \text{ V} \leq V_{\text{CC}} \leq \\ 5.5 \text{ V}) \end{split}$

Conditions*⁷: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, \text{ AV}_{CC}$ *¹ = 2.7 V to 5.5 V, $V_{SS} = \text{AV}_{SS}$ *¹ = 0 V, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications)

Item			Symbol	Min	Тур	Max	Unit	Test Conditions
Input	RES		I _{in}	_	_	10.0	μΑ	$V_{in} = 0.5 \text{ to}$
leakage current	STBY, NMI, MD1 MD0	,	_	_	_	1.0	μΑ	¯ V _{cc} – 0.5 V
	Port 7		_	_	_	1.0	μА	$V_{in} = 0.5 \text{ to}$ $AV_{CC} - 0.5 \text{ V}$
Three-state leakage current (off state)	Ports 1 to 6 Ports 8, 9		I _{TSI}	_	_	1.0	μА	$V_{in} = 0.5 \text{ to}$ $V_{CC} - 0.5 \text{ V}$
Input pull- up MOS	Ports 1 to 3		-I _P	10	_	150	μΑ	$V_{in} = 0 \text{ V},$ $V_{CC} = 2.7 \text{ V to}$
current	Port 6		_	30	_	250	μΑ	_ 3.6 V
Input capacitance	RES	(4)	C _{in}	_	_	80	pF	$V_{in} = 0 V,$ f = 1 MHz,
	NMI			_	_	50	pF	$T_{a} = 25^{\circ}C$
	P52, P97, P42, P86			_		20	pF	_
	Input pins except (4) above			_		15	pF	_
Current dissipation*8	Normal operation		I _{cc}	_	45	60	mA	f = 10 MHz, H8S/2134 Series
				_	50	70	mA	f = 10 MHz, H8S/2138 Series
	Sleep mode		_	_	35	50	mA	f = 10 MHz, H8S/2134 Series
				_	40	60	mA	f = 10 MHz, H8S/2138 Series
	Standby mode*9		_	_	0.01	5.0	μΑ	$T_a \le 50^{\circ}C$
				_	_	20.0	μΑ	50°C < T _a
Analog power	During A/D, D/A conversion		Al _{cc}	_	3.2	7.0	mA	
supply current	Idle		_	_	0.01	5.0	μΑ	AV _{cc} = 2.0 V to 5.5 V

Conditions*⁷:
$$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, AV_{CC}*^{1} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = AV_{SS}*^{1} = 0 \text{ V},$$

 $T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}$

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Analog power supply voltage*1	AV_CC	2.7	_	5.5	V	Operating
		2.0	_	5.5	V	Idle/not used
RAM standby voltage	V_{RAM}	2.0	_	_	V	

Notes: 1. Do not leave the AVCC, and AVSS pins open even if the A/D converter and D/A converter are not used.

Even if the A/D converter and D/A converter are not used, apply a value in the range 2.0 V to 5.5 V to AVCC by connection to the power supply (V_{CC}), or some other method.

- 2. P67 to P60 include supporting module inputs multiplexed on those pins.
- 3. IRQ2 includes the ADTRG signal multiplexed on that pin.
- P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs.
 An external pull-up resistor is necessary to provide high-level output from SCL0 and SDA0 (ICE = 1).

P52/SCK0 and P97 (ICE = 0) high levels are driven by NMOS.

- 5. When ICE = 0. Low-level output when the bus drive function is selected is determined separately.
- 6. The upper limit of the port 6 applied voltage is V_{cc} + 0.3 V when CIN input is not selected, and the lower of V_{cc} + 0.3 V and AV_{cc} + 0.3 V when CIN input is selected. When a pin is in output mode, the output voltage is equivalent to the applied voltage.
- 7. The operating supply voltage range specification for the F-ZTAT (low-voltage) version is under investigation. Ranges of $V_{\rm CC}$ = 3.0 to 3.6 V and $T_{\rm a}$ = 0 to +75°C are planned for flash memory programming/erasing.
- 8. Current dissipation values are for V_{IH} min = $V_{CC} 0.5$ V and V_{IL} max = 0.5 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.
- 9. The values are for $V_{RAM} \le V_{CC} < 2.7 \text{ V}$, $V_{IH} \text{ min} = V_{CC} \times 0.9$, and $V_{IL} \text{ max} = 0.3 \text{ V}$.

Conditions: $V_{CC} = 4.0 \text{ V}$ to 5.5 V, $V_{SS} = 0 \text{ V}$, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0	I _{OL}	_	_	20	mA
	Ports 1, 2, 3	_	_	_	10	mA
	Other output pins	_	_	_	2	mA
Permissible output	Total of ports 1, 2, and 3	\sum I _{OL}	_	_	80	mA
low current (total)	Total of all output pins, including the above	_	_	_	120	mA
Permissible output high current (per pin)	All output pins	-I _{OH}	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	_	_	40	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 24.3.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 24.1 and 24.2.

Table 24.3 Permissible Output Currents (cont)

- Preliminary -

Conditions: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications)

Item		Symbol	Min	Тур	Max	Unit
Permissible output low current (per pin)	SCL1, SCL0, SDA1, SDA0	I _{OL}	_	_	10	mA
	Ports 1, 2, 3	_	_	_	2	mA
	Other output pins	_	_	_	1	mA
Permissible output	Total of ports 1, 2, and 3	\sum I _{OL}	_	_	40	mA
low current (total)	Total of all output pins, including the above	_	_	_	60	mA
Permissible output high current (per pin)	All output pins	-I _{OH}	_	_	2	mA
Permissible output high current (total)	Total of all output pins	$\Sigma - I_{OH}$	_	_	30	mA

Notes: 1. To protect chip reliability, do not exceed the output current values in table 24.3.

2. When driving a Darlington pair or LED, always insert a current-limiting resistor in the output line, as show in figures 24.1 and 24.2.

Conditions: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = 0 \text{ V}$, $Ta = -20 \text{ to } +75^{\circ}\text{C}$

Applicable Pins: SCL1, SCL0, SDA1, SDA0 (bus drive function selected)

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Schmitt trigger input voltage	V _T	$V_{cc} \times 0.3$	_	_	V	$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$
	V _T ⁺	_	_	$V_{\text{cc}} \times 0.7$		$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$
	$V_T^+ - V_T^-$	$V_{\text{CC}}\times 0.05$	_	_		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input high voltage	V_{IH}	$V_{\text{CC}}\times 0.7$	_	V_{cc} + 0.5	V	$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Input low voltage	V_{IL}	-0.5	_	$V_{\text{CC}}\times 0.3$		$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$
Output low voltage	V_{OL}	_	_	0.8	V	$I_{OL} = 16 \text{ mA},$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$
		_	_	0.5		$I_{OL} = 8 \text{ mA}$
		_	_	0.4		I _{OL} = 3 mA
Input capacitance	C_in	_	_	20	pF	$V_{in} = 0 \text{ V, } f = 1 \text{ MHz,}$ $T_a = 25^{\circ}\text{C}$
Three-state leakage current (off state)	I _{TSI}	_	_	1.0	μΑ	$V_{in} = 0.5 \text{ to } V_{CC} - 0.5 \text{ V}$
SCL, SDA output fall time	t _{Of}	20 + 0.1Cb	_	250	ns	$V_{cc} = 2.7 \text{ V to } 5.5 \text{ V}$




Figure 24.1 Darlington Pair Drive Circuit (Example)




Figure 24.2 LED Drive Circuit (Example)

24.3 AC Characteristics

Figure 24.3 shows the test conditions for the AC characteristics.




Figure 24.3 Output Load Circuit

24.3.1 Clock Timing

Table 24.5 shows the clock timing. The clock timing specified here covers clock (ø) output and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation settling times. For details of external clock input (EXTAL pin and EXCL pin) timing, see section 22, Clock Pulse Generator.

Table 24.5 Clock Timing

- Preliminary -

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{V}, V_{SS} = 0 \text{ V}, \emptyset = 2 \text{ MHz to maximum operating frequency},$ $T_a = -20 \text{ to } +75^{\circ}\text{C (regular specifications)},$ $T_a = -40 \text{ to } +85^{\circ}\text{C (wide-range specifications)}$

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications)

			dition A		MHz		dition C		
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Clock cycle time	t _{cyc}	50	500	62.5	500	100	500	ns	Figure 24.4
Clock high pulse width	t _{CH}	17	_	20	_	30	_	ns	Figure 24.4
Clock low pulse width	t _{CL}	17	_	20	_	30	_	ns	_
Clock rise time	t _{Cr}	_	8	_	10	_	20	ns	_
Clock fall time	t _{Cf}	_	8	_	10	_	20	ns	
Oscillation settling time at reset (crystal)	t _{OSC1}	10	_	10	_	20	_	ms	Figure 24.5 Figure 24.6
Oscillation settling time in software standby (crystal)	t _{osc2}	8	_	8	_	8	_	ms	_
External clock output stabilization delay time	t _{DEXT}	500	_	500	_	500	_	μs	




Figure 24.4 System Clock Timing




Figure 24.5 Oscillation Settling Timing




Figure 24.6 Oscillation Setting Timing (Exiting Software Standby Mode)

24.3.2 Control Signal Timing

Table 24.6 shows the control signal timing. The only external interrupts that can operate on the subclock ($\phi = 32.768 \text{ kHz}$) are NMI and IRQ0, IRQ1, IRQ2, IRQ6, and IRQ7.

Table 24.6 Control Signal Timing

- Preliminary -

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz}$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{V}, V_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz}, 2 \text{ MHz to maximum operating}$ frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85 ^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz}$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications)

		Conc	lition A	Cond	lition B	Cond	lition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
RES setup time	t _{RESS}	200	_	200	_	300	_	ns	Figure 24.7
RES pulse width	t_{RESW}	20	_	20	_	20	_	$t_{\rm cyc}$	
NMI setup time (NMI)	t _{NMIS}	150	_	150	_	250	_	ns	Figure 24.8
NMI hold time (NMI)	t _{nmih}	10	_	10	_	10	_		
NMI pulse width (exiting software standby mode)	t _{NMIW}	200	_	200	_	200	_	ns	_
IRQ setup time (IRQ7 to IRQ0)	t _{IRQS}	150	_	150	_	250	_	ns	_
IRQ hold time (IRQ7 to IRQ0)	t _{IRQH}	10	_	10	_	10	_	ns	_
IRQ pulse width (IRQ7, IRQ6, IRQ2 to IRQ0) (exiting software standby mode)	t _{IROW}	200	_	200	_	200	_	ns	




Figure 24.7 Reset Input Timing




Figure 24.8 Interrupt Input Timing

24.3.3 Bus Timing

Table 24.7 shows the bus timing. Operation in external expansion mode is not guaranteed when operating on the subclock ($\phi = 32.768 \text{ kHz}$).

Table 24.7 Bus Timing

- Preliminary -

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications)

		Cond	ition A	Cond	ition B	Cond	ition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Address delay time	t _{AD}	_	20	_	30	_	40	ns	Figure 24.9 to
Address setup time	t _{AS}	0.5 × t _{cyc} – 15	_	0.5 × t _{cyc} - 20	_	0.5 × t _{cyc} - 30	_	ns	figure 24.13
Address hold time	t _{AH}	0.5 × t _{cyc} – 10	_	0.5 × t _{cyc} – 15	_	$0.5 \times t_{\rm cyc} - 20$	_	ns	
CS delay time (IOS)	t _{CSD}	_	20	_	30	_	40	ns	_
AS delay time	t _{ASD}	_	30	_	45	_	60	ns	_
RD delay time 1	t _{RSD1}	_	30	_	45	_	60	ns	_
RD delay time 2	t _{RSD2}	_	30	_	45	_	60	ns	_
Read data setup time	t _{RDS}	15	_	20	_	35	_	ns	_
Read data hold time	t _{RDH}	0	_	0	_	0	_	ns	_
Read data access time 1	t _{ACC1}	_	1.0 × t _{cyc} - 30	_	1.0 × t _{cyc} - 40	_	1.0 × t _{cyc} - 60	ns	_
Read data access time 2	t _{ACC2}		$1.5 \times t_{\rm cyc} - 25$		$1.5 \times t_{\rm cyc} - 35$		$1.5 \times t_{\rm cyc} - 50$	ns	

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20$ to +75°C (regular specifications), $T_a = -40$ to +85°C (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C} \text{ (regular specifications)}$

		Cond	lition A	Cond	lition B	Cond	lition C		
		20	MHz	16	MHz	10	MHz		Test
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit	
Read data access time 3	t _{ACC3}	_	$2.0 \times t_{\rm cyc} - 30$	_	2.0 × t _{cyc} - 40	_	$2.0 \times t_{\text{cyc}} - 60$	ns	Figure 24.9 to
Read data access time 4	t _{ACC4}	-	$2.5 \times t_{\rm cyc} - 25$	_	$2.5 \times t_{\rm cyc} - 35$	-	$2.5 \times t_{\rm cyc} - 50$	ns	figure 24.13
Read data access time 5	t _{ACC5}	_	$3.0 \times \\ t_{\text{cyc}} - 30$	_	$3.0 \times \\ t_{\text{cyc}} - 40$	_	$3.0 \times t_{\rm cyc} - 60$	ns	
WR delay time 1	t _{WRD1}	_	30	_	45	_	60	ns	
WR delay time 2	t _{WRD2}	-	30	_	45	_	60	ns	_
WR pulse width 1	t _{wsw1}	1.0 × t _{cyc} - 20	_	1.0 × t _{cyc} - 30	_	1.0× t _{cyc} - 40	_	ns	_
WR pulse width 2	t _{wsw2}	1.5 × t _{cyc} – 20	_	1.5 × t _{cyc} - 30	_	1.5 × t _{cyc} – 40		ns	_
Write data delay time	t _{WDD}	_	30	_	45	_	60	ns	_
Write data setup time	t _{wds}	0	_	0	_	0	_	ns	_
Write data hold time	t _{WDH}	10	_	15	_	20	_	ns	_
WAIT setup time	t _{WTS}	30	_	45	_	60	_	ns	_
WAIT hold time	t _{WTH}	5	_	5	_	10	_	ns	




Figure 24.9 Basic Bus Timing (Two-State Access)




Figure 24.10 Basic Bus Timing (Three-State Access)




Figure 24.11 Basic Bus Timing (Three-State Access with One Wait State)




Figure 24.12 Burst ROM Access Timing (Two-State Access)




Figure 24.13 Burst ROM Access Timing (One-State Access)

24.3.4 Timing of On-Chip Supporting Modules

Tables 24.8 and 24.9 show the on-chip supporting module timing. The only on-chip supporting modules that can operate in subclock operation ($\emptyset = 32.768 \text{ kHz}$) are the I/O ports, external interrupts (NMI and IRQ0, 1, 2, 6, and 7), the watchdog timer, and the 8-bit timer (channels 0 and 1).

Table 24.8 Timing of On-Chip Supporting Modules (1)

- Preliminary -

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz}^*$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz*}, 2 \text{ MHz to maximum operating}$ frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85 ^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz*}$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications)

				Cond	dition A	Cond	dition B	Cond	dition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
I/O ports	Output d	ata delay	t _{PWD}	_	50	_	50	_	100	ns	Figure 24.14
	Input dat	ta setup	t _{PRS}	30	_	30	_	50	_		
	Input data hold time		t _{PRH}	30	_	30	_	50	_		
FRT	Timer ou	ıtput delay	t_{FTOD}	-	50	_	50	-	100	ns	Figure 24.15
	Timer in time	out setup	t _{FTIS}	30	_	30	_	50	_		
	Timer clo		t _{FTCS}	30	_	30	_	50	_		Figure 24.16
	Timer clock	Single edge	t _{FTCWH}	1.5	_	1.5	_	1.5	_	t _{cyc}	_
	pulse width	Both edges	t _{FTCWL}	2.5	_	2.5	_	2.5	_		

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz}^*$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz*}, 2 \text{ MHz to maximum operating}$ frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85 ^{\circ}\text{C}$ (wide-range specifications)

 $\label{eq:conditionC} \begin{array}{ll} \text{Condition C:} & V_{\text{CC}} = 2.7 \text{ V to 5.5V}, V_{\text{SS}} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz*}, 2 \text{ MHz to maximum operating frequency}, T_{\text{a}} = -20 \text{ to } +75 ^{\circ}\text{C (regular specifications)} \end{array}$

				Cond	dition A	Cond	dition B	Cond	dition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
TMR	Timer o		t _{TMOD}	_	50	_	50	_	100	ns	Figure 24.17
	Timer r	eset input me	t _{TMRS}	30	_	30	_	50	_		Figure 24.19
	Timer o	clock input me	t _{TMCS}	30	_	30	_	50	_		Figure 24.18
	Timer clock	Single edge	t _{TMCWH}	1.5	_	1.5	_	1.5	_	t _{cyc}	_
	pulse width	Both edges	t _{TMCWL}	2.5	_	2.5	_	2.5	_		
PWM, PWMX	Pulse o	•	t _{PWOD}	_	50	_	50	_	100	ns	Figure 24.20
SCI	Input clock	Asynchro- nous	t _{Scyc}	4	_	4	_	4	_	t _{cyc}	Figure 24.21
	cycle	Synchro- nous	_	6	_	6	_	6	_		
	Input cl width	ock pulse	t _{SCKW}	0.4	0.6	0.4	0.6	0.4	0.6	t _{Scyc}	_
	Input cl	ock rise	t _{SCKr}	_	1.5	_	1.5	_	1.5	t _{cyc}	_
	Input cl	ock fall	t _{SCKf}	_	1.5	_	1.5	_	1.5		

Table 24.8 Timing of On-Chip Supporting Modules (1) (cont)

- Preliminary -

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz}^*$, 2 MHz to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 32.768 \text{ kHz*}$, 2 MHz to maximum operating

frequency, $T_a = -20$ to +75°C (regular specifications),

 $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V}, \emptyset = 32.768 \text{ kHz*}, 2 \text{ MHz to maximum operating}$ frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications)

			Cond	dition A	Cond	dition B	Cond	dition C		
			20	MHz	16	MHz	10	MHz		Test
Item		Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
SCI	Transmit data delay time (synchronous)	t _{TXD}	_	50	_	50	_	100	ns	Figure 24.22
	Receive data setup time (synchronous)	t _{RXS}	50	_	50	_	100	_	ns	
	Receive data hold time (synchronous)	t _{RXH}	50	_	50	_	100	_	ns	-
A/D converter	Trigger input setup time	t _{RGS}	30	_	30	_	50	_	ns	Figure 24.23

Note: * Only supporting modules that can be used in subclock operation




Figure 24.14 I/O Port Input/Output Timing




Figure 24.15 FRT Input/Output Timing




Figure 24.16 FRT Clock Input Timing




Figure 24.17 8-Bit Timer Output Timing




Figure 24.18 8-Bit Timer Clock Input Timing




Figure 24.19 8-Bit Timer Reset Input Timing




Figure 24.20 PWM, PWMX Output Timing




Figure 24.21 SCK Clock Input Timing




Figure 24.22 SCI Input/Output Timing (Synchronous Mode)




Figure 24.23 A/D Converter External Trigger Input Timing

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V}$ to 5.5V, $V_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency,

 $T_a = -20$ to +75°C (regular specifications), $T_a = -40$ to +85°C (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V to } 5.5 \text{V}, V_{SS} = 0 \text{ V}, \emptyset = 2 \text{ MHz to maximum operating frequency},$ $T_a = -20 \text{ to } +75 ^{\circ}\text{C} \text{ (regular specifications)}$

				Conc	lition A	Conc	lition B	Conc	lition C		
				20	MHz	16	MHz	10	MHz		Test
Item			Symbol	Min	Max	Min	Max	Min	Max	Unit	Conditions
HIF read cycle	CS/HA item	0 setup	t _{HAR}	10	_	10	_	10	_	ns	Figure 24.24
	CS/HA	0 hold time	t _{HRA}	10	_	10	_	10	_	ns	_
	ĪŌR pu	lse width	t _{HRPW}	120		120	_	220	_	ns	=
	HDB de	elay time	t _{HRD}	_	100	_	100	_	200	ns	=
	HDB h	old time	t _{HRF}	0	25	0	25	0	40	ns	=
	HIRQ o	delay time	t _{HIRQ}	_	120	_	120	_	200	ns	=
HIF write cycle	CS/HA item	0 setup	t _{HAW}	10	_	10	_	10	_	ns	_
	CS/HA	0 hold time	t _{HWA}	10		10	_	10	_	ns	=
	ĪŌW pu	ulse width	t _{HWPW}	60	_	60	_	100	_	ns	_
	HDB setup time	Fast A20 gate not used	t _{HDW}	30	_	30	_	50	_	ns	_
		Fast A20 gate used	=	45	_	55	_	85	_	ns	_
	HDB h	old time	t _{HWD}	15	_	15	_	25	_	ns	_
	GA20 d	delay time	t _{HGA}	_	90	_	90	_	180	ns	_




Figure 24.24 Host Interface Timing

Conditions: V_{CC} = 2.7 V to 5.5 V, V_{SS} = 0 V, \emptyset = 5 MHz to maximum operating frequency, T_a = -20 to +75°C

			Ratings				
Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Notes
SCL clock cycle time	t _{SCL}	12	_	_	t _{cyc}		Figure 24.25
SCL clock high pulse width	t _{SCLH}	3	_	_	$t_{\rm cyc}$		
SCL clock low pulse width	t _{SCLL}	5	_	_	$t_{\rm cyc}$		
SCL, SDA input rise time	t _{Sr}	_	_	7.5*	t _{cyc}		
SCL, SDA input fall time	t_{Sf}	_	_	300	ns		_
SCL, SDA input spike pulse elimination time	t _{SP}	_	_	1	t _{cyc}		_
SDA input bus free time	t _{BUF}	5	_	_	t _{cyc}		
Start condition input hold time	t _{STAH}	3	_	_	$t_{\rm cyc}$		
Retransmission start condition input setup time	t _{STAS}	3	_	-	t _{cyc}		
Stop condition input setup time	t _{stos}	3	_	_	$t_{\rm cyc}$		
Data input setup time	t _{SDAS}	0.5	_	_	t _{cyc}		_
Data input hold time	t _{SDAH}	0	_	_	ns		_
SCL, SDA capacitive load	C _b	_	_	400	pF		

Note: * 17.5t_{cyc} can be set according to the clock selected for use by the I²C module. For details, see section 16.4, Usage Notes.




Figure 24.25 I²C Bus Interface Input/Output Timing (Option)

24.4 A/D Conversion Characteristics

Tables 24.10 and 24.11 list the A/D conversion characteristics.

Table 24.10 A/D Conversion Characteristics (AN7 to AN0 Input: 134/266-State Conversion)

- Preliminary -

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{AV}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \emptyset = 2 \text{ MHz to }$ maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications)

	Condition A			Condition B				n C		
		20 MH	lz		16 MF	lz		10 MH	lz	_
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance	_	_	20	_	_	20	_	_	20	pF
Permissible signal- source	_	_	10* ³	_	_	10* ³	_	_	10* ¹	kΩ
impedance			5*4	=		5* ⁴	=		5* ²	=
Nonlinearity error	_	_	±3.0	_	_	±3.0	_	_	±7.0	LSB
Offset error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB
Full-scale error	_	_	±3.5	_	_	±3.5	_	_	±7.5	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy	_	_	±4.0	_	_	±4.0	_	_	±8.0	LSB

Notes: 1. When 4.0 V \leq AV_{CC} \leq 5.5 V

- 2. When 2.7 V \leq AV_{CC} < 4.0 V
- 3. When conversion time \geq 11. 17 μ s (CKS = 1 and $\emptyset \leq$ 12 MHz, or CKS = 0)
- 4. When conversion time < 11. 17 μs (CKS = 1 and Ø > 12 MHz)

Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ AV}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \text{ } \text{\emptyset} = 2 \text{ MHz to}$ maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)

Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications)

	Condition A			Condition B			Condition C			
	20 MHz		lz	16 MHz			10 MHz			
Item	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution	10	10	10	10	10	10	10	10	10	Bits
Conversion time	_	_	6.7	_	_	8.4	_	_	13.4	μs
Analog input capacitance	_	_	20	_	_	20	_	_	20	pF
Permissible signal- source	_	_	10* ³	_	_	10* ³	_	_	10* ¹	kΩ
impedance			5* ⁴	=		5* ⁴	=		5*2	
Nonlinearity error	_	_	±5.0	_	_	±5.0	_	_	±11.0	LSB
Offset error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Full-scale error	_	_	±5.5	_	_	±5.5	_	_	±11.5	LSB
Quantization error	_	_	±0.5	_	_	±0.5	_	_	±0.5	LSB
Absolute accuracy		_	±6.0	_	_	±6.0	_	_	±12.0	LSB

Notes: 1. When $4.0 \text{ V} \le \text{AV}_{CC} \le 5.5 \text{ V}$

2. When 2.7 V \leq AV_{CC} < 4.0 V

3. When conversion time \geq 11. 17 μ s (CKS = 1 and $\emptyset \leq$ 12 MHz, or CKS = 0)

4. When conversion time < 11. 17 μ s (CKS = 1 and \emptyset > 12 MHz)

24.5 D/A Conversion Characteristics

Table 24.12 lists the D/A conversion characteristics.

Table 24.12 D/A Conversion Characteristics

- Preliminary -

- Condition A: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85^{\circ}\text{C}$ (wide-range specifications)
- Condition B: $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ AV}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}, \text{ V}_{SS} = \text{AV}_{SS} = 0 \text{ V}, \emptyset = 2 \text{ MHz to }$ maximum operating frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications), $T_a = -40 \text{ to } +85 ^{\circ}\text{C}$ (wide-range specifications)
- Condition C: $V_{CC} = 2.7 \text{ V}$ to 5.5 V, $AV_{CC} = 2.7 \text{ V}$ to 5.5 V, $V_{SS} = AV_{SS} = 0 \text{ V}$, $\emptyset = 2 \text{ MHz}$ to maximum operating frequency, $T_a = -20 \text{ to } +75 ^{\circ}\text{C}$ (regular specifications)

		Condition A		on A	Condition B			Condition C			
		20 MHz		16 MHz			10 MHz				
Item		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Resolution		8	8	8	8	8	8	8	8	8	Bits
Conversion time	With 20 pF load capacitance	_	_	10	_	_	10	_	_	10	μs
Absolute accuracy	With 2 MΩ load resistance	_	±1.0	±1.5		±1.0	±1.5	_	±2.0	±3.0	LSB
	With 4 MΩ load resistance	_		±1.0	_	_	±1.0	_	_	±2.0	-

24.6 Flash Memory Characteristics

Table 24.13 shows the flash memory characteristics.

Table 24.13 Flash Memory Characteristics (5 V Version)*8

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$,

 $T_a = 0$ to +75°C (Programming/erasing operating temperature)

Item		Symbol	Min	Тур	Max	Unit	Test Condition
Programming time*1,*2,*4		tP	_	10	200	ms/ 32 bytes	3
Erase time*1,*	tE	_	100	1200	ms/ block		
Reprogrammi	ng count	N _{WEC}	_	_	100	Times	
Programming	Wait time after SWE-bit setting*1	Х	10	_	_	μs	
	Wait time after PSU-bit setting*1	У	50	_	_	μs	
	Wait time after P-bit setting*1, *4	Z	150	_	200	μs	
	Wait time after P-bit clear*1	α	10	_		μs	
	Wait time after PSU-bit clear*1	β	10	_	_	μs	
	Wait time after PV-bit setting*1	γ	4	_	_	μs	
	Wait time after dummy write*1	ε	2	_	_	μs	
	Wait time after PV-bit clear*1	η	4	_	_	μs	
	Maximum programming count*1,*4,*5	N	_	_	1000	Times	tP = 200 μs

Table 24.13 Flash Memory Characteristics (5 V Version)*8 (cont)

Conditions: $V_{CC} = 5.0 \text{ V} \pm 10\%$, $AV_{CC} = 5.0 \text{ V} \pm 10\%$, $V_{SS} = AV_{SS} = 0 \text{ V}$, $T_a = 0$ to +75°C (Programming/erasing operating temperature)

ltem		Symbol	Min	Тур	Max	Unit	Test Condition
Erase	Wait time after SWE-bit setting*1	Х	10	_	_	μs	
	Wait time after ESU-bit setting*1	у	200	_	_	μs	
	Wait time after E-bit setting*1,*6	Z	5	_	10	ms	
	Wait time after E-bit clear*1	α	10	_	_	μs	
	Wait time after ESU-bit clear*1	β	10	_	_	μs	
	Wait time after EV-bit setting*1	γ	20	_	_	μs	
	Wait time after dummy write*1	ε	2	_	_	μs	
	Wait time after EV-bit clear*1	η	5	_	_	μs	
	Maximum erase count*1,*6,*7	N			120	Times	tE = 10 ms

Notes: 1. Set the times according to the program/erase algorithms.

- 2. Programming time per 32 bytes (Shows the total time the flash memory control register (FLMCR1) is set. It does not include the programming verification time.)
- 3. Block erase time (Shows the total period for which the E-bit in FLMCR1 is set. It does not include the erase verification time.)
- 4. Maximum programming time (tP (max) = wait time after P-bit setting (z) \times maximum programming count (N))
- 5. Number of times when the wait time after P-bit setting (z) = $200 \, \mu s$. The number of writes should be set according to the actual set value of z to allow programming within the maximum programming time (tP).
- 6. Maximum erase time (tE (max) = Wait time after E-bit setting (z) × maximum erase count (N))
- 7. Number of times when the wait time after E-bit setting (z) = 10 ms.

 The number of erases should be set according to the actual set value of z to allow erasing within the maximum erase time (tE).
- 8. Low-voltage version flash memory characteristics will be decided later.

24.7 Usage Note

The F-ZTAT and mask ROM versions have been confirmed as fully meeting the reference values for electrical characteristics shown in this manual. However, actual performance figures, operating margins, noise margins, and other properties may vary due to differences in the manufacturing process, on-chip ROM, layout patterns, etc.

When system evaluation testing is carried out using the F-ZTAT version, the same evaluation tests should also be conducted for the mask ROM version when changing over to that version.

Appendix F Product Code Lineup

Table F.1 H8S/2138 Series and H8S/2134 Series Product Code Lineup — Preliminary —

Product T	ype			Product Code	Mark Code	Package (Hitachi Package Code)	Notes	
H8S/2138 Series	H8S/2138	Mask ROM version	Standard product (5 V version, 4 V version,	HD6432138	HD6432138(***)FA	80-pin QFP (FP-80A)	In planning stage	
H8S/213			3 V version)		HD6432138(***)TF	80-pin TQFP (TFP-80C)	_	
			Version with on-chip I ² C bus interface	HD6432138W	HD6432138W(***)FA	80-pin QFP (FP-80A)	2	
			(5 V version, 4 V version, 3 V version)		HD6432138W(***)TF	80-pin TQFP (TFP-80C)		
		F-ZTAT version	Version with on-chip I²C bus interface (5 V/4 V version) Low-voltage version (3 V version)	HD64F2138	HD64F2138FA20	80-pin QFP (FP-80A)	Under development	
					HD64F2138TF20	80-pin TQFP (TFP-80C)		
				HD64F2138V	HD64F2138VFA10	80-pin QFP (FP-80A)	Under development	
					HD64F2138VTF10	80-pin TQFP (TFP-80C)		
	H8S/2137	SS/2137 Mask ROM version	Standard product (5 V version, 4 V version, 3 V version)	HD6432137	HD6432137(***)FA	80-pin QFP (FP-80A)	In planning stage	
					HD6432137(***)TF	80-pin TQFP (TFP-80C)	_	
			Version with on-chip I ² C bus interface	HD6432137W	HD6432137W(***)FA	80-pin QFP (FP-80A)		
			(5 V version, 4 V version, 3 V version)		HD6432137W(***)TF	80-pin TQFP (TFP-80C)		

Table F.1 H8S/2138 Series and H8S/2134 Series Product Code Lineup (cont)

— Preliminary —

Product T	ype			Product Code	Mark Code	Package (Hitachi Package Code)	Notes	
H8S/2134 Series	H8S/2134	Mask ROM version	Standard product (5 V version, 4 V version,	HD6432134	HD6432134(***)FA	80-pin QFP (FP-80A)	In planning stage	
_			3 V version)		HD6432134(***)TF	80-pin TQFP (TFP-80C)	_	
		F-ZTAT version	Standard product (5 V/4 V version) Low-voltage version (3 V version)	HD64F2134	HD64F2134FA20	80-pin QFP (FP-80A)		
					HD64F2134TF20	80-pin TQFP (TFP-80C)	_	
				HD64F2134V	HD64F2134VFA10	80-pin QFP (FP-80A)	Under development	
					HD64F2134VTF10	80-pin TQFP (TFP-80C)		
	H8S/2133	Mask ROM version	Standard product (5 V version, 4 V version, 3 V version)	HD6432133	HD6432133(***)FA	80-pin QFP (FP-80A)	In planning stage	
					HD6432133(***)TF	80-pin TQFP (TFP-80C)		
	H8S/2132	H8S/2132 Mask ROM version F-ZTAT version	Standard product (5 V version, 4 V version, 3 V version)	HD6432132	HD6432132(***)FA	80-pin QFP (FP-80A)	Under development	
					HD6432132(***)TF	80-pin TQFP (TFP-80C)		
			Standard product (5 V/4 V version)	HD64F2132V	HD64F2132FA20	80-pin QFP (FP-80A)		
					HD64F2132TF20	80-pin TQFP (TFP-80C)	_	
			Low-voltage version (3 V version)		HD64F2132VFA10	80-pin QFP (FP-80A)	Under development	
					HD64F2132VTF10	80-pin TQFP (TFP-80C)		
	H8S/2130	Mask ROM version	Standard product (5 V version, 4 V version,	HD64F2130	HD6432130(***)FA	80-pin QFP (FP-80A)	Under development	
			3 V version)		HD6432130(***)TF	80-pin TQFP (TFP-80C)		

Note: (***) is the ROM code.

The F-ZTAT version of the H8S/2138 has an on-chip I²C bus interface as standard.

The F-ZTAT 5 V/4 V version supports the operating ranges of the 5 V version and the 4 V version.

The operating range of the F-ZTAT low-voltage version will be decided later.

The above table includes products in the planning stage or under development. Information on the status of individual products can be obtained from Hitachi's sales offices.

H8S/2138 Series and H8S/2134 Series Hardware Manual Supplementary Edition

Publication Date: 1st Edition, August 1998

Published by: Electronic Devices Sales & Marketing Group

Hitachi, Ltd.

Edited by: Technical Documentation Group

UL Media Co., Ltd.

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.